1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-01-18 17:06:57 +00:00
Gyorgy Szombathelyi 4c425ad52a Midway8080v2: some fixes
- fix pixel clock (actually one clock/core)
- don't invert sync, they're negative already
- add sdc file to cores
2019-06-13 19:58:03 +02:00
2019-06-13 19:58:03 +02:00
2018-01-22 11:32:25 +01:00
2019-05-31 18:46:58 +02:00
Description
No description provided
475 MiB
Languages
VHDL 66.8%
Verilog 19.1%
SystemVerilog 11.6%
Tcl 2.1%
Batchfile 0.2%
Other 0.1%