1
0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-01-18 09:02:08 +00:00
Gyorgy Szombathelyi 8ac40fdeb3 Update Midway MCR 1/2
- Update to 15kHz/31kHz version
- Update SDRAM controller
- Use common T80
2019-12-02 21:23:31 +01:00
2019-12-02 21:23:31 +01:00
2019-12-01 11:18:40 +01:00
2018-01-22 11:32:25 +01:00
2019-11-20 10:02:46 +01:00
Description
No description provided
475 MiB
Languages
VHDL 66.8%
Verilog 19.1%
SystemVerilog 11.6%
Tcl 2.1%
Batchfile 0.2%
Other 0.1%