github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-03-28 19:12:08 +00:00
Code Issues Releases Wiki Activity

signorm: disable in passes that use swap_names

Browse Source
This commit is contained in:
Emil J. Tywoniak
2026-03-16 22:45:29 +01:00
parent 3502a51598
commit 869a7303b0
12 changed files with 35 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/aiger/aigerparse.cc
View File

@@ -1041,6 +1041,9 @@ struct AigerFrontend : public Frontend {
}
extra_args(f, filename, args, argidx, true);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
if (module_name.empty()) {
#ifdef _WIN32
char fname[_MAX_FNAME];

2
passes/cmds/abstract.cc
View File

@@ -462,6 +462,8 @@ struct AbstractPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
if (enable != Enable::Always) {
if (mode == Mode::Initial)
log_cmd_error("Conditional initial value abstraction is not supported\n");

3
passes/cmds/chformal.cc
View File

@@ -218,6 +218,9 @@ struct ChformalPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
if (constr_types.empty()) {
constr_types.insert(ID($assert));
constr_types.insert(ID($assume));

3
passes/opt/wreduce.cc
View File

@@ -579,6 +579,9 @@ struct WreducePass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
for (auto module : design->selected_modules())
{
if (module->has_processes_warn())

3
passes/sat/cutpoint.cc
View File

@@ -79,6 +79,9 @@ struct CutpointPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
if (flag_blackbox) {
if (!design->full_selection())
log_cmd_error("This command only operates on fully selected designs!\n");

3
passes/techmap/abc9_ops.cc
View File

@@ -1833,6 +1833,9 @@ struct Abc9OpsPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
if (!valid)
log_cmd_error("At least one of -check, -break_scc, -prep_{delays,xaiger,dff[123],lut,box}, -write_{lut,box}, -reintegrate, -{replace,restore}_zbufs must be specified.\n");

3
passes/techmap/clkbufmap.cc
View File

@@ -110,6 +110,9 @@ struct ClkbufmapPass : public Pass {
extra_args(args, argidx, design);
}
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
if (buf_celltype.empty() && inpad_celltype.empty())
log_error("Either the -buf option or -inpad option is required.\n");

3
passes/techmap/iopadmap.cc
View File

@@ -186,6 +186,9 @@ struct IopadmapPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
if (!inpad_portname_pad.empty())
ignore.insert(make_pair(RTLIL::escape_id(inpad_celltype), RTLIL::escape_id(inpad_portname_pad)));
if (!outpad_portname_pad.empty())

3
techlibs/ice40/ice40_dsp.cc
View File

@@ -311,6 +311,9 @@ struct Ice40DspPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
for (auto module : design->selected_modules())
ice40_dsp_pm(module, module->selected_cells()).run_ice40_dsp(create_ice40_dsp);
}

3
techlibs/ice40/ice40_wrapcarry.cc
View File

@@ -108,6 +108,9 @@ struct Ice40WrapCarryPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
for (auto module : design->selected_modules()) {
if (!unwrap)
ice40_wrapcarry_pm(module, module->selected_cells()).run_ice40_wrapcarry(create_ice40_wrapcarry);

3
techlibs/quicklogic/ql_ioff.cc
View File

@@ -24,6 +24,9 @@ struct QlIoffPass : public Pass {
{
log_header(design, "Executing QL_IOFF pass.\n");
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
ModWalker modwalker(design);
Module *module = design->top_module();
if (!module)

3
techlibs/xilinx/xilinx_srl.cc
View File

@@ -237,6 +237,9 @@ struct XilinxSrlPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
if (!fixed && !variable)
log_cmd_error("'-fixed' and/or '-variable' must be specified.\n");