nella
|
b8ee0803ab
|
Remove todo.
|
2026-03-04 12:39:45 +01:00 |
|
nella
|
66bd4716cf
|
rtlil use newcelltypes.
|
2026-03-04 12:39:45 +01:00 |
|
nella
|
cae54a4c7b
|
Aiger use newcelltypes.
|
2026-03-04 12:39:45 +01:00 |
|
Emil J. Tywoniak
|
6d4736269b
|
newcelltypes: extend testing
|
2026-03-04 12:39:45 +01:00 |
|
Emil J. Tywoniak
|
0284595e9c
|
celltypes: fix absurd eval declarations
|
2026-03-04 12:39:45 +01:00 |
|
Emil J. Tywoniak
|
793a3513c6
|
newcelltypes: use unordered_map
|
2026-03-04 12:39:45 +01:00 |
|
Emil J. Tywoniak
|
ae10e9e955
|
pyosys: disable test
|
2026-03-04 12:39:45 +01:00 |
|
Emil J. Tywoniak
|
661fcb24cb
|
newcelltypes: fix MSVC build
|
2026-03-04 12:39:45 +01:00 |
|
Emil J. Tywoniak
|
f594014bef
|
newcelltypes: proper bounds for unit test
|
2026-03-04 12:39:45 +01:00 |
|
Emil J. Tywoniak
|
12412d1fa5
|
register: use newcelltypes
|
2026-03-04 12:39:45 +01:00 |
|
Emil J. Tywoniak
|
ecb8b20f62
|
yosys: use newcelltypes for yosys_celltypes users
|
2026-03-04 12:39:44 +01:00 |
|
Emil J. Tywoniak
|
5216d32d1b
|
yosys: use newcelltypes for yosys_celltypes
|
2026-03-04 12:22:47 +01:00 |
|
Emil J. Tywoniak
|
7a5c303ccd
|
backends: use newcelltypes
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
c3ed884bc4
|
drivertools: use newcelltypes
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
665b6eeb4a
|
aiger2: add TODO
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
4ab22cbb97
|
abc: use newcelltypes
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
d91e1c8607
|
newcelltypes: test against builtin_ff_cell_types
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
31b86ebc2e
|
newcelltypes: comment
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
8e17fb0266
|
consteval: use newcelltypes
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
a0f87dc2d1
|
modtools: use newcelltypes
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
a9463d1aee
|
newcelltypes: fix non-cells
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
e3f9911e33
|
newcelltypes: refactor
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
07ec8708e4
|
share: use newcelltypes
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
3212dfaf1f
|
newcelltypes: fix unit test
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
2d7d6ca10b
|
newcelltypes: unit test
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
7e9e88c2ec
|
newcelltypes: bounds check
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
9e59f05c25
|
newcelltypes: wrap design celltypes support
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
35ccaa60d7
|
newcelltypes: TurboCellTypes -> StaticCellTypes
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
6adc08b0e5
|
opt_expr: use newcelltypes
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
3671d577a0
|
opt_clean: use newcelltypes
|
2026-03-04 12:22:14 +01:00 |
|
Emil J. Tywoniak
|
a61455645d
|
newcelltypes: init
|
2026-03-04 12:22:14 +01:00 |
|
KrystalDelusion
|
1d3f9b7905
|
Merge pull request #5687 from YosysHQ/nella/pdr-doc
Update help text for rename -witness and write_aiger -ywmap
|
2026-03-02 09:29:25 +13:00 |
|
Miodrag Milanović
|
687a36af38
|
Merge pull request #5711 from YosysHQ/gowin_warning
gowin: remove spurious warning
|
2026-02-27 14:04:27 +01:00 |
|
Miodrag Milanovic
|
7f1f247c56
|
gowin: remove spurious warning
|
2026-02-27 13:12:32 +01:00 |
|
Miodrag Milanović
|
2dd71c3ba2
|
Merge pull request #5709 from YosysHQ/update_abc
Update ABC as per 2026-02-27
|
2026-02-27 08:32:34 +01:00 |
|
Miodrag Milanovic
|
b3caec1a93
|
Update ABC as per 2026-02-27
|
2026-02-27 07:55:34 +01:00 |
|
nella
|
2c52546e2a
|
Fix docs.
|
2026-02-25 16:42:05 +01:00 |
|
Emil J
|
5f8489d36d
|
Merge pull request #5666 from YosysHQ/emil/equiv_induct-missing-model-errors
equiv_induct: error on missing model
|
2026-02-25 15:39:31 +01:00 |
|
Miodrag Milanović
|
fd1ac58767
|
Merge pull request #5706 from YosysHQ/remove-flake-lock
Remove already disabled CI job
|
2026-02-25 11:15:33 +01:00 |
|
Miodrag Milanovic
|
31f7d0d92d
|
Remove already disabled CI job
|
2026-02-25 10:36:46 +01:00 |
|
Miodrag Milanović
|
53d8eb43ff
|
Merge pull request #5702 from YosysHQ/verific_build_all
Check verific configurations
|
2026-02-23 09:41:59 +01:00 |
|
Miodrag Milanovic
|
b51110a50b
|
Build various Verific configurations
|
2026-02-23 09:01:55 +01:00 |
|
Krystine Sherwin
|
fd311c5501
|
tests/arch/gowin: Add wr_en test
|
2026-02-22 09:00:37 +01:00 |
|
Krystine Sherwin
|
2386923b8f
|
gowin: Fix bram ADA byte enables
|
2026-02-22 09:00:37 +01:00 |
|
Miodrag Milanović
|
fb653c4181
|
Merge pull request #5700 from YosysHQ/wasi_speedup
CI: WASI - Applying YoWASP changes to script
|
2026-02-20 18:00:24 +01:00 |
|
Miodrag Milanovic
|
68e47ebcfe
|
CI: WASI - Applying YoWASP changes to script
|
2026-02-20 15:23:45 +01:00 |
|
Miodrag Milanović
|
0ed7c5ad53
|
Merge pull request #5620 from YosysHQ/lofty/abc9-verify
abc9: verify post-mapping equivalence by default
|
2026-02-20 13:41:11 +01:00 |
|
Krystine Sherwin
|
094481739f
|
memory_libmap: Add -force-params
Reduce complexity for adi brams by unconditionally providing the WIDTH and ABITS parameters.
|
2026-02-20 10:57:00 +00:00 |
|
Emil J
|
13795203a1
|
Merge pull request #5680 from YosysHQ/emi/aiger-add-bounds-checks
aigerparse: add some bounds checks
|
2026-02-20 11:53:49 +01:00 |
|
Emil J
|
74f7b0cf92
|
Merge pull request #5685 from chathhorn-galois/chathhorn/issue5684
Fix segfault from shift with 0-width signed arg.
|
2026-02-20 11:53:05 +01:00 |
|