1
0
mirror of synced 2026-01-28 13:09:09 +00:00
Files
YosysHQ.yosys/tests
Krystine Sherwin be05fae559 analogdevices: Extra tests
`mem_gen.py` based on quicklogic tests.
Remove BUFG from `lutram.ys`.
Extra `sync_ram_sp` models in `arch/common/blockram.v`.
Add analogdevices to main makefile tests.
Not all the other tests are passing, but that's fine for now.
2026-01-27 00:25:08 +00:00
..
2026-01-27 00:25:08 +00:00
2026-01-14 21:41:56 +01:00
2026-01-06 16:19:04 -08:00
2026-01-07 13:21:33 +13:00
2025-11-07 17:45:07 +13:00
2025-11-19 15:26:02 +01:00
2026-01-14 15:37:18 +01:00
2026-01-15 12:07:26 -08:00
2025-12-16 04:16:03 -08:00