1
0
mirror of synced 2026-02-20 22:55:06 +00:00
Files
YosysHQ.yosys/tests
Krystine Sherwin 8ee0a645aa analogdevices: Extra tests
`mem_gen.py` based on quicklogic tests.
Remove BUFG from `lutram.ys`.
Extra `sync_ram_sp` models in `arch/common/blockram.v`.
Add analogdevices to main makefile tests.
Not all the other tests are passing, but that's fine for now.
2026-02-19 10:59:59 +00:00
..
2026-02-19 10:59:59 +00:00
2026-01-14 21:41:56 +01:00
2026-01-06 16:19:04 -08:00
2026-01-07 13:21:33 +13:00
2026-01-29 02:42:23 -08:00
2025-11-07 17:45:07 +13:00
2025-11-19 15:26:02 +01:00
2024-11-05 12:36:31 +13:00
2026-02-11 08:33:39 -08:00
2023-08-12 11:59:39 +10:00