mirror of
https://github.com/mikpe/pdp10-tools.git
synced 2026-01-23 10:59:42 +00:00
sim: sim_halfword: handle HRRZ/HRRZM/HRRZS, sim_core: handle HRRZI as MOVEI, add unit tests
This commit is contained in:
parent
4d4ab138e6
commit
ba24bbbbf1
@ -353,6 +353,10 @@ dispatch(Core, Mem, IR, EA) ->
|
||||
8#541 -> sim_halfword:handle_HRRI(Core, Mem, IR, EA);
|
||||
8#542 -> sim_halfword:handle_HRRM(Core, Mem, IR, EA);
|
||||
8#543 -> sim_halfword:handle_HRRS(Core, Mem, IR, EA);
|
||||
8#550 -> sim_halfword:handle_HRRZ(Core, Mem, IR, EA);
|
||||
8#551 -> sim_moves:handle_MOVEI(Core, Mem, IR, EA); % HRRZI = MOVEI
|
||||
8#552 -> sim_halfword:handle_HRRZM(Core, Mem, IR, EA);
|
||||
8#553 -> sim_halfword:handle_HRRZS(Core, Mem, IR, EA);
|
||||
_ ->
|
||||
PC = (Core#core.pc_section bsl 18) bor Core#core.pc_offset,
|
||||
{Core, Mem, {error, {?MODULE, {dispatch, PC, IR, EA}}}}
|
||||
|
||||
@ -57,6 +57,9 @@
|
||||
, handle_HRRI/4
|
||||
, handle_HRRM/4
|
||||
, handle_HRRS/4
|
||||
, handle_HRRZ/4
|
||||
, handle_HRRZM/4
|
||||
, handle_HRRZS/4
|
||||
]).
|
||||
|
||||
-include("sim_core.hrl").
|
||||
@ -461,6 +464,42 @@ handle_HRRS(Core, Mem, IR, EA) ->
|
||||
%% redundant reads and writes, but then they are not equivalent to MOVE.
|
||||
handle_HLLS(Core, Mem, IR, EA).
|
||||
|
||||
%% HRRZ - Half Word Right to Right, Zeros
|
||||
|
||||
-spec handle_HRRZ(#core{}, sim_mem:mem(), IR :: word(), #ea{})
|
||||
-> {#core{}, sim_mem:mem(), {ok, integer()} | {error, {module(), term()}}}.
|
||||
handle_HRRZ(Core, Mem, IR, EA) ->
|
||||
case sim_core:c(Core, Mem, EA) of
|
||||
{ok, CE} ->
|
||||
AC = IR band 8#17,
|
||||
Word = get_right(CE),
|
||||
sim_core:next_pc(sim_core:set_ac(Core, AC, Word), Mem);
|
||||
{error, Reason} ->
|
||||
sim_core:page_fault(Core, Mem, ea_address(EA), read, Reason,
|
||||
fun(Core1, Mem1) -> ?FUNCTION_NAME(Core1, Mem1, IR, EA) end)
|
||||
end.
|
||||
|
||||
-spec handle_HRRZM(#core{}, sim_mem:mem(), IR :: word(), #ea{})
|
||||
-> {#core{}, sim_mem:mem(), {ok, integer()} | {error, {module(), term()}}}.
|
||||
handle_HRRZM(Core, Mem, IR, EA) ->
|
||||
AC = IR band 8#17,
|
||||
CA = sim_core:get_ac(Core, AC),
|
||||
Word = get_right(CA),
|
||||
handle_writeback(Core, Mem, EA, Word).
|
||||
|
||||
-spec handle_HRRZS(#core{}, sim_mem:mem(), IR :: word(), #ea{})
|
||||
-> {#core{}, sim_mem:mem(), {ok, integer()} | {error, {module(), term()}}}.
|
||||
handle_HRRZS(Core, Mem, IR, EA) ->
|
||||
case sim_core:c(Core, Mem, EA) of
|
||||
{ok, CE} ->
|
||||
AC = IR band 8#17,
|
||||
Word = get_right(CE),
|
||||
handle_writeback(Core, Mem, AC, EA, Word);
|
||||
{error, Reason} ->
|
||||
sim_core:page_fault(Core, Mem, ea_address(EA), read, Reason,
|
||||
fun(Core1, Mem1) -> ?FUNCTION_NAME(Core1, Mem1, IR, EA) end)
|
||||
end.
|
||||
|
||||
%% Miscellaneous ===============================================================
|
||||
|
||||
handle_writeback(Core, Mem, EA, Word) ->
|
||||
|
||||
@ -81,6 +81,10 @@
|
||||
-define(OP_HRRI, 8#541).
|
||||
-define(OP_HRRM, 8#542).
|
||||
-define(OP_HRRS, 8#543).
|
||||
-define(OP_HRRZ, 8#550).
|
||||
-define(OP_HRRZI, 8#551).
|
||||
-define(OP_HRRZM, 8#552).
|
||||
-define(OP_HRRZS, 8#553).
|
||||
|
||||
%% 2.8 Half-Word Data Transmission =============================================
|
||||
|
||||
@ -627,6 +631,64 @@ hrrs_no_ac_test() ->
|
||||
[ {#ea{section = 1, offset = 0, islocal = false}, ?COMMA2(1, 0)} % AC0 = 1,,0
|
||||
]).
|
||||
|
||||
%% HRRZ - Half Word Right to Right, Zeros
|
||||
|
||||
hrrz_test() ->
|
||||
Prog =
|
||||
[ {1, 8#100, ?INSN(?OP_MOVSI, 1, 0, 0, 1)} % 1,,100/ MOVSI 1,1
|
||||
, {1, 8#101, ?INSN(?OP_HRRZ, 1, 0, 0, 8#200)} % 1,,101/ HRRZ 1,200
|
||||
, {1, 8#102, ?INSN_INVALID} % 1,,102/ <invalid>
|
||||
, {1, 8#200, ?COMMA2(0, 1)} % 1,,200/ 0,,1
|
||||
],
|
||||
expect(Prog, [], {1, 8#102}, ?DEFAULT_FLAGS,
|
||||
[ {#ea{section = 1, offset = 1, islocal = false}, ?COMMA2(0, 1)} % AC1 = 0,,1
|
||||
]).
|
||||
|
||||
hrrzi_test() ->
|
||||
Prog =
|
||||
[ {1, 8#100, ?INSN(?OP_MOVSI, 1, 0, 0, 1)} % 0,,100/ MOVSI 1,1
|
||||
, {1, 8#101, ?INSN(?OP_HRRZI, 1, 0, 0, 1)} % 0,,101/ HRRZI 1,1
|
||||
, {1, 8#102, ?INSN_INVALID} % 0,,102/ <invalid>
|
||||
],
|
||||
expect(Prog, [], {1, 8#102}, ?DEFAULT_FLAGS,
|
||||
[ {#ea{section = 1, offset = 1, islocal = false}, ?COMMA2(0, 1)} % AC1 = 0,,1
|
||||
]).
|
||||
|
||||
hrrzm_test() ->
|
||||
Prog =
|
||||
[ {1, 8#100, ?INSN(?OP_MOVEI, 1, 0, 0, 1)} % 1,,100/ MOVEI 1,1
|
||||
, {1, 8#101, ?INSN(?OP_HRRZM, 1, 0, 0, 8#200)} % 1,,101/ HRRZM 1,200
|
||||
, {1, 8#102, ?INSN_INVALID} % 1,,102/ <invalid>
|
||||
, {1, 8#200, ?COMMA2(1, 0)} % 1,,200/ 1,,0
|
||||
],
|
||||
expect(Prog, [], {1, 8#102}, ?DEFAULT_FLAGS,
|
||||
[ {#ea{section = 1, offset = 8#200, islocal = false}, ?COMMA2(0, 1)} % C(1,200) = 0,,1
|
||||
]).
|
||||
|
||||
hrrzs_ac_test() ->
|
||||
Prog =
|
||||
[ {1, 8#100, ?INSN(?OP_MOVSI, 1, 0, 0, 1)} % 1,,100/ MOVSI 1,1
|
||||
, {1, 8#101, ?INSN(?OP_HRRZS, 1, 0, 0, 8#200)} % 1,,101/ HRRZS 1,200
|
||||
, {1, 8#102, ?INSN_INVALID} % 1,,102/ <invalid>
|
||||
, {1, 8#200, ?COMMA2(1, 1)} % 1,,200/ 1,,1
|
||||
],
|
||||
expect(Prog, [], {1, 8#102}, ?DEFAULT_FLAGS,
|
||||
[ {#ea{section = 1, offset = 8#200, islocal = false}, ?COMMA2(0, 1)} % C(1,,200) = 0,,1
|
||||
, {#ea{section = 1, offset = 1, islocal = false}, ?COMMA2(0, 1)} % AC1 = 0,,1
|
||||
]).
|
||||
|
||||
hrrzs_no_ac_test() ->
|
||||
Prog =
|
||||
[ {1, 8#100, ?INSN(?OP_MOVSI, 0, 0, 0, 1)} % 1,,100/ MOVSI 0,1
|
||||
, {1, 8#101, ?INSN(?OP_HRRZS, 0, 0, 0, 8#200)} % 1,,101/ HRRZS 0,200
|
||||
, {1, 8#102, ?INSN_INVALID} % 1,,102/ <invalid>
|
||||
, {1, 8#200, ?COMMA2(1, 1)} % 1,,200/ 1,,1
|
||||
],
|
||||
expect(Prog, [], {1, 8#102}, ?DEFAULT_FLAGS,
|
||||
[ {#ea{section = 1, offset = 8#200, islocal = false}, ?COMMA2(0, 1)} % C(1,,200) = 0,,1
|
||||
, {#ea{section = 1, offset = 0, islocal = false}, ?COMMA2(1, 0)} % AC0 = 1,,0
|
||||
]).
|
||||
|
||||
%% Common code to run short sequences ==========================================
|
||||
|
||||
expect(Prog, ACs, ExpectedPC, ExpectedFlags, ExpectedEs) ->
|
||||
|
||||
Loading…
x
Reference in New Issue
Block a user