github.com/prirun.p50em
1
0
Fork 0
mirror of https://github.com/prirun/p50em.git synced 2026-01-19 17:18:42 +00:00
Code Issues Releases Wiki Activity

CPUT4 halt at 10203 reveals that the field length register bits 60-64

Browse Source 
are the high-order bits of the length, not the low-order bits as I had
assumed.
This commit is contained in:
Jim 2011-08-08 19:03:25 -04:00
parent 687d068335
commit bffaa206bf
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
em.c
View File

@ -3817,8 +3817,8 @@ static sssn() {
/* Character instructions */
#define GETFLR(n) (((crsl[FLR0+2*(n)] >> 11) & 0x1FFFE0) | (crsl[FLR0+2*(n)] & 0x1F))
#define PUTFLR(n,v) crsl[FLR0+2*(n)] = (((v) << 11) & 0xFFFF0000) | (crsl[FLR0+2*(n)] & 0xF000) | ((v) & 0x1F)
#define GETFLR(n) ((crsl[FLR0+2*(n)] >> 16) | ((crsl[FLR0+2*(n)] & 0x1F) << 16))
#define PUTFLR(n,v) crsl[FLR0+2*(n)] = (((v) << 16) | (crsl[FLR0+2*(n)] & 0xF000) | (((v) >> 16) & 0x1F))
static inline unsigned short ldc(int n, unsigned short result) {
unsigned int utempl;