wfjm
14362b2a56
Add basic DDR memory support
- arty board support
- viv_tools_build: export log and rpt generated in OOC synthesis runs
- s7_cmt_sfs_2: dual-channel frequency synthesis MMCM/PLL wrapper
- s7_cmt_1ce1ce2c: clocking block for 7-Series: 2 clk+CEs + 2 clk
- cdc_signal_s1_as: clock domain crossing for a signal, 2 stage, asyn input
- migui_core_gsim: highly simplified MIG UI simulation model
2018-12-31 10:00:14 +01:00
..
2016-12-17 16:28:37 +01:00
2018-08-11 07:49:06 +02:00
2018-05-27 11:19:30 +02:00
2018-05-27 11:19:30 +02:00
2018-12-31 10:00:14 +01:00
2016-12-22 16:57:26 +01:00
2016-12-22 12:03:34 +01:00
2016-12-27 23:35:12 +01:00
2016-12-27 23:35:12 +01:00
2016-12-22 12:03:34 +01:00
2018-05-27 11:19:30 +02:00
2016-12-22 12:03:34 +01:00
2018-08-04 15:33:21 +02:00
2017-04-01 14:59:17 +02:00
2018-12-19 11:53:54 +01:00
2018-05-27 11:19:30 +02:00
2018-05-27 11:19:30 +02:00
2017-01-14 21:08:57 +01:00
2016-12-22 12:03:34 +01:00
2016-12-22 12:03:34 +01:00
2016-12-22 12:03:34 +01:00
2018-05-27 11:19:30 +02:00
2018-12-08 09:25:25 +01:00
2014-12-20 16:39:52 +00:00
2016-12-22 12:03:34 +01:00
2018-05-27 11:19:30 +02:00