github.com/Gehstock.Mist_FPGA
1
0
Fork 0
mirror of https://github.com/Gehstock/Mist_FPGA.git synced 2026-03-10 04:24:25 +00:00
Code Issues Releases Wiki Activity
1,224 Commits 1 Branch 0 Tags
8c9d403fc989f8727100d1d4a83254a54672014e
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Scandy 8c9d403fc9 M72 build also for SiDi (#1) 
* Allows also SiDi build from subfolder

* SiDi qpf & qsf
2023-05-20 23:14:35 +02:00
Arcade_MiST
M72 build also for SiDi (#1)
2023-05-20 23:14:35 +02:00
common
IremM92: update from upstream
2023-05-20 23:14:34 +02:00
Computer_MiST
Delete Pet2001.qsf
2022-07-30 13:31:09 +02:00
Console_MiST
MyVision
2023-05-18 14:10:30 +02:00
.gitattributes
Initial commit
2018-01-22 11:32:25 +01:00
.gitignore
Remove _MiST from the core names
2023-04-05 10:40:05 +02:00
Description
No description provided
478 MiB
Languages
VHDL 66.6%
Verilog 19.2%
SystemVerilog 11.7%
Tcl 2.1%
Batchfile 0.2%
Other 0.1%