1
0
mirror of synced 2026-02-19 14:15:01 +00:00
Files
YosysHQ.yosys/docs/source/code_examples/fifo/fifo.v
Krystine Sherwin 742ec78ca3 Switching example synth to fifo
Fifo code based on SBY quick start.
Instead of showing the full design we are (currently) focusing on a single output (rdata), using `%ci*` to get the subcircuit it relies on.
2023-12-18 13:19:01 +13:00

1.3 KiB