1
0
mirror of synced 2026-05-26 22:57:54 +00:00

Commit Graph

  • f5609d52c4 Correct a typo in the manual YRabbit 2022-02-02 21:14:38 +10:00
  • 4a30c9cb94 Fix Visual Studio build Miodrag Milanovic 2022-02-02 11:46:06 +01:00
  • 990aee5531 respect hide_internal flag Miodrag Milanovic 2022-02-02 10:15:22 +01:00
  • 169ffcd2fb unify cycles counting and cleanup Miodrag Milanovic 2022-02-02 10:08:23 +01:00
  • 820b2fdd65 added stimulus mode and param check Miodrag Milanovic 2022-02-02 09:37:32 +01:00
  • 0a6e2bd5d5 Update comment Scott Thibault 2022-02-01 20:30:31 -05:00
  • e04ac4e9e9 Fix unextend method for signed constants Scott Thibault 2022-02-01 17:55:09 -05:00
  • 8ba2000a50 error when no signal found Miodrag Milanovic 2022-01-31 17:41:50 +01:00
  • bf85dfee5e Merge pull request #3176 from higuoxing/fix-ref-manual Miodrag Milanović 2022-01-31 16:11:00 +01:00
  • 1b5ff92e62 Cleanup Miodrag Milanovic 2022-01-31 13:45:28 +01:00
  • eabd0ff115 Compare bits when not all are defined Miodrag Milanovic 2022-01-31 13:41:02 +01:00
  • 26de52fa09 Cleanup Miodrag Milanovic 2022-01-31 12:00:15 +01:00
  • 6513300db7 message update Miodrag Milanovic 2022-01-31 11:41:52 +01:00
  • 543feb75cb Display simulation time data Miodrag Milanovic 2022-01-31 10:52:47 +01:00
  • a6959d30df Use edges when explicit Miodrag Milanovic 2022-01-31 09:38:25 +01:00
  • cbadfa0268 Updating initial state and checks Miodrag Milanovic 2022-01-31 09:19:34 +01:00
  • 190e44f0da Fix scope Miodrag Milanovic 2022-01-31 08:56:29 +01:00
  • fc40df0916 Bump version github-actions[bot] 2022-01-31 00:54:31 +00:00
  • 56e7791760 verilog backend: Emit a wire for ports as well. Marcelina Kościelnicka 2022-01-30 20:48:50 +01:00
  • 0520e99968 Fix the help message of synth_quicklogic. Xing GUO 2022-01-30 22:10:05 +08:00
  • 07a657fb0c opt_reduce: Add $bmux and $demux optimization patterns. Marcelina Kościelnicka 2022-01-29 01:01:21 +01:00
  • 772d137bfa Bump version github-actions[bot] 2022-01-29 02:48:50 +00:00
  • 93508d58da Add $bmux and $demux cells. Marcelina Kościelnicka 2022-01-24 16:02:29 +01:00
  • f04d1398e5 check if stop before start Miodrag Milanovic 2022-01-28 19:41:43 +01:00
  • ecbba625c4 set initial state, only flip-flops Miodrag Milanovic 2022-01-28 15:59:13 +01:00
  • cb12b7c4d8 ignore not found private signals Miodrag Milanovic 2022-01-28 14:20:16 +01:00
  • f0f3c81c56 preserve VCD mangled names Miodrag Milanovic 2022-01-28 14:10:39 +01:00
  • 72acce0c82 detect edges even when x Miodrag Milanovic 2022-01-28 13:53:27 +01:00
  • 81b76155d6 recursive check Miodrag Milanovic 2022-01-28 13:24:38 +01:00
  • a8d03df173 cleanup Miodrag Milanovic 2022-01-28 12:54:16 +01:00
  • 4f75a2ca1b Do actual compare Miodrag Milanovic 2022-01-28 12:50:41 +01:00
  • 7101df62f8 Fix for limit_range_end when not writing vcd Miodrag Milanovic 2022-01-28 12:15:14 +01:00
  • 3e35de2be1 Add more options and time handling Miodrag Milanovic 2022-01-28 10:18:02 +01:00
  • db33b1e535 opt_dff: Don't mutate muxes while ModWalker is active. Marcelina Kościelnicka 2022-01-27 17:06:57 +01:00
  • bac750fb99 kernel/mem: Add read-first semantic emulation code. Marcelina Kościelnicka 2022-01-27 23:26:56 +01:00
  • 9a2294f285 Bump version github-actions[bot] 2022-01-28 02:39:40 +00:00
  • 0e97c3fd74 manual: Fix a custom pass example. Marcelina Kościelnicka 2022-01-27 23:26:43 +01:00
  • 1759c80a3f memory_bram: Make use of new mem emulation functions to map more RAMs. Marcelina Kościelnicka 2022-01-27 18:19:43 +01:00
  • 5e4c6915c9 kernel/mem: Add functions to emulate read port enable/init/reset signals. Marcelina Kościelnicka 2022-01-27 16:08:33 +01:00
  • 84f0df1c95 Bump version github-actions[bot] 2022-01-27 00:56:19 +00:00
  • 76f7b030ae change to windows-2019 Miodrag Milanović 2022-01-26 18:00:41 +01:00
  • ccc3e3d13a update version Miodrag Milanovic 2022-01-26 17:24:17 +01:00
  • 40018e191b Display values of outputs Miodrag Milanovic 2022-01-26 16:52:36 +01:00
  • 226dc659f0 Fix tabs/spaces Miodrag Milanovic 2022-01-26 16:39:51 +01:00
  • be7be63fec Check if stimulated Miodrag Milanovic 2022-01-26 15:51:43 +01:00
  • 9a8939f0a4 Read fst and use data to set inputs Miodrag Milanovic 2022-01-26 15:50:38 +01:00
  • 8a02616465 Add fstdata helper class Miodrag Milanovic 2022-01-26 10:23:38 +01:00
  • c811a71301 Cleanup of config to support platforms Miodrag Milanovic 2022-01-26 09:58:27 +01:00
  • ccfc00705a Add ability to write to FST file Miodrag Milanovic 2022-01-26 09:26:19 +01:00
  • 9e9083bbe9 Add FST library Miodrag Milanovic 2022-01-25 09:53:41 +01:00
  • bc027b2cae Bump version github-actions[bot] 2022-01-20 01:06:01 +00:00
  • f699c4ba58 nexus: Fix BB sim model gatecat 2022-01-19 16:04:55 +00:00
  • 36482680d5 Removed dbits 8 since 9 will always be picked Miodrag Milanovic 2022-01-19 08:51:25 +01:00
  • 4525e419f6 Merge pull request #3120 from Icenowy/anlogic-bram Miodrag Milanović 2022-01-19 08:49:58 +01:00
  • 342927732e fix dumpAst() compilation warning Zachary Snow 2022-01-18 00:17:08 -07:00
  • 59382945a9 Bump version github-actions[bot] 2022-01-18 01:00:53 +00:00
  • 55924de708 Merge pull request #3162 from YosysHQ/mmicko/windows_guidelines Miodrag Milanović 2022-01-17 13:20:45 +01:00
  • 703306c119 Update guidelines/Windows Miodrag Milanović 2022-01-17 13:11:15 +01:00
  • 891eec2882 Merge pull request #3145 from nakengelhardt/advertise_suite_in_readme N. Engelhardt 2022-01-17 12:50:53 +01:00
  • 15b4d05805 mention distributions' package manager N. Engelhardt 2022-01-17 12:49:32 +01:00
  • 41e215219b Add info about VS build Miodrag Milanović 2022-01-17 10:07:56 +01:00
  • 61324cf55f Bump version github-actions[bot] 2022-01-12 00:59:23 +00:00
  • b91533d9f2 Forgot one Miodrag Milanovic 2022-01-11 09:39:45 +01:00
  • 883b4fb7e6 Change url to https Miodrag Milanovic 2022-01-11 08:56:33 +01:00
  • c428a894c0 Next dev cycle Miodrag Milanovic 2022-01-11 08:39:34 +01:00
  • 8b1eafc3ad Release version 0.13 yosys-0.13 Miodrag Milanovic 2022-01-11 08:35:50 +01:00
  • 64972360a8 Update CHANGELOG Miodrag Milanovic 2022-01-11 08:21:12 +01:00
  • d3a79afce2 IPC progress claire/ipc Claire Xenia Wolf 2022-01-10 18:31:28 +01:00
  • 0feba821a8 Bump version github-actions[bot] 2022-01-09 01:01:33 +00:00
  • aa35f24290 sv: auto add nosync to certain always_comb local vars Zachary Snow 2022-01-06 22:04:00 -07:00
  • 828e85068f sv: fix size cast internal expression extension Zachary Snow 2022-01-05 23:33:08 -07:00
  • 59a7150344 Bump version github-actions[bot] 2022-01-05 01:00:24 +00:00
  • 66447e8faf logger: fix unmatched expected warnings and errors Zachary Snow 2022-01-03 20:12:22 -07:00
  • b022fe61a7 opt_dff: fix sequence point copy paste bug Austin Seipp 2022-01-04 10:49:54 -06:00
  • 6483e691bc mention tabby+oss cad suite in readme N. Engelhardt 2022-01-04 15:44:37 +01:00
  • 493b5e03e7 manual: Fix cell-stmt order gatecat 2022-01-01 18:26:59 +00:00
  • 361916ad3e Bump version github-actions[bot] 2022-01-04 00:58:28 +00:00
  • e0e4dfb55e fix iverilog compatibility for new case expr tests Zachary Snow 2021-12-29 10:38:55 -07:00
  • 207af4196b fixup verilog doubleslash test Zachary Snow 2021-12-30 00:06:23 -07:00
  • 8c509a5659 sv: fix size cast clipping expression width Zachary Snow 2021-12-30 00:01:30 -07:00
  • cb17eeaf50 Update manual Miodrag Milanovic 2022-01-03 11:57:11 +01:00
  • cfe940a98b Bump version github-actions[bot] 2021-12-26 01:00:33 +00:00
  • ebe396a2ab Merge pull request #3127 from whitequark/cxxrtl-no-reset-elided Catherine 2021-12-25 12:29:44 +00:00
  • fc049e84a9 cxxrtl: don't reset elided wires with \init attribute. Catherine 2021-12-25 01:06:10 +00:00
  • 7407a7f3ef Bump version github-actions[bot] 2021-12-22 00:58:25 +00:00
  • d015c2b48a intel_alm: disable 256x40 M10K mode Lofty 2021-12-21 18:11:45 +00:00
  • 229980d663 Bump version github-actions[bot] 2021-12-21 00:59:45 +00:00
  • f84c9d8e17 memory_share: Fix SAT-based sharing for wide ports. Marcelina Kościelnicka 2021-12-20 17:10:30 +01:00
  • f599c148c5 Bump version github-actions[bot] 2021-12-19 01:00:40 +00:00
  • 7608985d2c fix width detection of array querying function in case and case item expressions Zachary Snow 2021-12-15 18:15:09 -07:00
  • c2b7ad3b28 anlogic: support BRAM mapping Icenowy Zheng 2021-12-17 20:25:32 +08:00
  • 60c3ea367c Bump version github-actions[bot] 2021-12-17 00:58:02 +00:00
  • 7233e6f8f5 Improve sva2smt parser Claire Xenia Wolf 2021-12-16 19:48:51 +01:00
  • e42fddefec Add initial sva2smt parser/converter Claire Xenia Wolf 2021-12-16 12:40:00 +01:00
  • ed4642e18e Merge pull request #3115 from whitequark/issue-3112 Catherine 2021-12-16 07:29:29 +00:00
  • 73eea51613 Merge pull request #3114 from whitequark/issue-3113 Catherine 2021-12-16 07:29:19 +00:00
  • 4cd2f03e36 preprocessor: do not destroy double slash escaped identifiers Thomas Sailer 2021-08-25 21:34:26 +02:00
  • 7f2ea7d222 cxxrtl: demote wires not inlinable only in debug_eval to locals. Catherine 2021-12-15 08:48:49 +00:00
  • 4f1d62d9b2 bugpoint: avoid infinite loop between -connections and -wires. Catherine 2021-12-15 08:15:54 +00:00
  • 477eeefd9b Bump version github-actions[bot] 2021-12-15 00:59:04 +00:00