1
0
mirror of synced 2026-05-26 14:55:15 +00:00

Commit Graph

  • 5dadcc85b7 Merge pull request #3111 from whitequark/issue-3110 Catherine 2021-12-14 21:25:06 +00:00
  • e1c7a9a647 Hotfix for run_shell auto-detection Claire Xenia Wolf 2021-12-14 21:38:58 +01:00
  • 48ed6d998b Fix null pointer dereference after failing to extract DFF from memory. Catherine 2021-12-14 16:27:37 +00:00
  • b07ca8756a Bump version github-actions[bot] 2021-12-14 00:59:10 +00:00
  • 5e5c8a54ce Merge pull request #3108 from YosysHQ/claire/verificdefs Claire Xen 2021-12-13 22:03:29 +01:00
  • 313340aed5 Add YOSYS to the implicitly defined verilog macros in verific Claire Xenia Wolf 2021-12-13 18:20:08 +01:00
  • 19a38222e7 Bump version github-actions[bot] 2021-12-13 00:55:45 +00:00
  • 0aad88a2fb Add clean_zerowidth pass, use it for Verilog output. Marcelina Kościelnicka 2021-12-11 16:07:29 +01:00
  • bdc6ba019c Merge pull request #3105 from whitequark/cxxrtl-reset-memories-2 Catherine 2021-12-12 01:23:03 +00:00
  • 6a7253b46e Bump version github-actions[bot] 2021-12-12 01:12:53 +00:00
  • 26f0f6bb0b Fix unused param warning with ENABLE_NDEBUG. Marcelina Kościelnicka 2021-12-11 17:17:43 +01:00
  • d019b4e681 rtlil: Dump empty connections when whole module is selected. Marcelina Kościelnicka 2021-12-11 16:53:54 +01:00
  • 55c9fb3b18 cxxrtl: preserve interior memory pointers across reset. Catherine 2021-12-11 15:38:43 +00:00
  • 21fbdb6638 Merge pull request #3103 from whitequark/write_verilog-more-zero-width-values Catherine 2021-12-11 16:24:47 +00:00
  • 7c9e498662 cxxrtl: use unique_ptr<value<>[]> to store memory contents. whitequark 2020-12-20 17:17:37 +00:00
  • 86f2804dc3 write_verilog: dump zero width sigspecs correctly. whitequark 2021-12-11 12:01:52 +00:00
  • 8e91857fab Bump version github-actions[bot] 2021-12-11 00:54:59 +00:00
  • 2412497c26 Merge pull request #3102 from YosysHQ/claire/enumxz Miodrag Milanović 2021-12-10 19:36:37 +01:00
  • 2da214d721 Fix verific import of enum values with x and/or z Claire Xenia Wolf 2021-12-10 14:52:27 +01:00
  • f8978f9e0a Merge pull request #3097 from YosysHQ/modport Miodrag Milanović 2021-12-10 14:32:14 +01:00
  • 19773d093f Update verific.cc Claire Xen 2021-12-10 14:27:18 +01:00
  • ce82afe44f Merge pull request #3099 from YosysHQ/claire/readargs Claire Xen 2021-12-10 11:23:53 +01:00
  • d6e4d3f1ba Fix the tests we just broke Claire Xenia Wolf 2021-12-10 00:22:37 +01:00
  • ce08046f44 Added "yosys -r <topmodule>" Claire Xenia Wolf 2021-12-09 22:24:58 +01:00
  • 0cbdb42dcd Use "read" command to parse HDL files from Yosys command-line Claire Xenia Wolf 2021-12-09 10:33:55 +01:00
  • cdb5711875 Bump version github-actions[bot] 2021-12-09 00:55:26 +00:00
  • 1184a7f3b4 opt_mem_priority: Fix non-ascii char in help message. Marcelina Kościelnicka 2021-12-08 23:23:03 +01:00
  • b06f547993 If direction NONE use that from first bit Miodrag Milanovic 2021-12-08 11:50:10 +01:00
  • d186ea7a2d Bump version github-actions[bot] 2021-12-04 00:54:12 +00:00
  • c23cd00f30 Next dev cycle Miodrag Milanovic 2021-12-03 12:51:34 +01:00
  • 2156e20db5 Release version 0.12 yosys-0.12 Miodrag Milanovic 2021-12-03 12:48:49 +01:00
  • 71e762d68c Update manual Miodrag Milanovic 2021-12-03 09:57:14 +01:00
  • d65942b9ac Add gitignore for gatemate Miodrag Milanovic 2021-12-03 09:56:37 +01:00
  • 3ebfa3fb84 Make sure cell names are unique for wide operators Miodrag Milanovic 2021-12-03 09:49:05 +01:00
  • 2be110cb0b Bump version github-actions[bot] 2021-12-02 00:54:50 +00:00
  • 4792d925fc Update CHANGELOG and CODEOWNERS Miodrag Milanovic 2021-12-01 08:42:37 +01:00
  • 707d98b06c Bump version github-actions[bot] 2021-11-26 00:52:41 +00:00
  • b506f398dd Add read_liberty -wb gatecat 2021-11-25 19:13:08 +00:00
  • a31c8a82be intel_alm: preliminary Arria V support Lofty 2021-11-24 21:20:40 +00:00
  • 77327b2544 sta: very crude static timing analysis pass Lofty 2021-11-24 21:21:08 +00:00
  • 113c943841 Bump version github-actions[bot] 2021-11-18 00:54:02 +00:00
  • d0fda4c0ef Merge pull request #3080 from YosysHQ/micko/init_wire Miodrag Milanović 2021-11-17 13:57:56 +01:00
  • c081c683a4 Give initial wire unique ID, fixes #2914 Miodrag Milanovic 2021-11-17 12:19:06 +01:00
  • 07dde32bf1 Bump version github-actions[bot] 2021-11-17 00:53:07 +00:00
  • fdb19a5b3a Support parameters using struct as a wiretype (#3050) Kamil Rakoczy 2021-11-16 10:59:54 +01:00
  • 06bddb5e49 Bump version github-actions[bot] 2021-11-14 00:54:56 +00:00
  • cb41209095 synth_gatemate Revert cascade A/B port mixup Patrick Urban 2021-11-12 08:47:15 +01:00
  • decdc743db synth_gatemate: Remove iob_map invokation Patrick Urban 2021-11-10 18:46:07 +01:00
  • 0d871b6c49 synth_gatemate: Add block RAM cascade support Patrick Urban 2021-11-10 16:18:13 +01:00
  • 285ec0547b synth_gatemate: Remove obsolete iob_map Patrick Urban 2021-11-10 15:44:54 +01:00
  • 81964d6d6f synth_gatemate: Update pass Patrick Urban 2021-10-25 11:10:00 +02:00
  • 74aee88e81 synth_gatemate: Remove specify blocks Patrick Urban 2021-10-20 09:24:01 +02:00
  • 05f24adca9 synth_gatemate: Remove gatemate_bramopt pass Patrick Urban 2021-10-20 09:07:01 +02:00
  • 97d03c2b3b synth_gatemate: Apply new test practice with assert-max Patrick Urban 2021-10-18 10:46:18 +02:00
  • 76bf96d310 synth_gatemate: Fix fsm test Patrick Urban 2021-10-11 10:31:03 +02:00
  • 4bee908ae8 synth_gatemate: Revise block RAM read modes and initialization Patrick Urban 2021-10-11 10:19:29 +02:00
  • 3f4ccdf2f5 synth_gatemate: Remove unsupported FF initialization Patrick Urban 2021-10-11 08:56:18 +02:00
  • d592bd93b8 synth_gatemate: Rename multiplier factor parameters Patrick Urban 2021-09-24 21:53:39 +02:00
  • 6825de6343 synth_gatemate: Registers are uninitialized Patrick Urban 2021-09-24 21:52:09 +02:00
  • acb993b27b Allow initial blocks to be disabled during tests Patrick Urban 2021-09-24 21:50:26 +02:00
  • 0a72952d5f synth_gatemate: Apply review remarks Patrick Urban 2021-09-24 16:00:59 +02:00
  • cfcc38582a synth_gatemate: Apply review remarks Patrick Urban 2021-09-14 15:10:32 +02:00
  • 240d289fff synth_gatemate: Initial implementation Patrick Urban 2021-09-13 17:16:15 +02:00
  • b3e2001e1f Bump version github-actions[bot] 2021-11-13 00:52:01 +00:00
  • 107aad2cd2 show: Fix wire bit indexing. Marcelina Kościelnicka 2021-11-12 11:55:47 +01:00
  • 48a628522b update abc Miodrag Milanovic 2021-11-12 12:40:24 +01:00
  • b4f68e3cca Update abc Miodrag Milanovic 2021-11-12 09:00:32 +01:00
  • 1df8ac58fe Bump version github-actions[bot] 2021-11-11 00:54:18 +00:00
  • a6c90c9772 Merge pull request #3075 from YosysHQ/micko/verific_mem_size Claire Xen 2021-11-10 20:24:00 +01:00
  • 4699ddcc1b Merge pull request #3077 from YosysHQ/claire/genlib Claire Xen 2021-11-10 20:02:34 +01:00
  • c77d5a2aac Spelling fix in abc.cc Claire Xen 2021-11-10 16:47:54 +01:00
  • 093e287a1e Add genlib support to ABC command Claire Xenia Wolf 2021-11-10 16:40:47 +01:00
  • 506acd52de iopadmap: Fix ebmarassing typo Marcelina Kościelnicka 2021-11-10 14:55:28 +01:00
  • 15a35f5584 No need to alocate more memory than used Miodrag Milanovic 2021-11-10 10:50:44 +01:00
  • 224c6f8664 Bump version github-actions[bot] 2021-11-10 00:54:39 +00:00
  • f4f5acf396 genrtlil: Fix displaying debug info in packages Kamil Rakoczy 2021-10-20 09:07:22 +02:00
  • 15b0d717ed iopadmap: Add native support for negative-polarity output enable. Marcelina Kościelnicka 2021-11-09 11:22:48 +01:00
  • 4871d8f199 Bump version github-actions[bot] 2021-11-09 00:53:27 +00:00
  • cd71d260ea Update CODEOWNERS Miodrag Milanović 2021-11-08 16:59:45 +01:00
  • cd3f3d5df0 Limit macOS GH actions Miodrag Milanović 2021-11-08 16:56:24 +01:00
  • d39d4e11d2 Bump version github-actions[bot] 2021-11-08 00:53:20 +00:00
  • 4bf8deacbb synth_gowin: move splitnets to after iopadmap (#2435) Pepijn de Vos 2021-11-07 18:00:18 +01:00
  • 9a413803eb manual: fix pdflatex inputenc undefined char error Gabriel Somlo 2021-11-06 20:08:56 -04:00
  • a3eec687e0 Remove noalu from synth_gowin json output as Apicula now supports it Pepijn de Vos 2021-11-06 17:14:12 +01:00
  • 781cf13abd Bump version github-actions[bot] 2021-11-07 00:54:38 +00:00
  • 0c7461fe5e gowin: widelut support (#3042) Pepijn de Vos 2021-11-06 16:09:30 +01:00
  • 8f08908d8d Bump version github-actions[bot] 2021-11-06 00:51:08 +00:00
  • a28ee81be0 Next dev cycle Miodrag Milanovic 2021-11-05 12:52:24 +01:00
  • 360fed8e4d Release version 0.11 yosys-0.11 Miodrag Milanovic 2021-11-05 12:47:38 +01:00
  • 18bcf820b3 Must use latest flex to generate c++17 compatible code Miodrag Milanovic 2021-11-05 11:41:51 +01:00
  • d5de2a0cdb Make it work on all Miodrag Milanovic 2021-11-05 10:51:58 +01:00
  • cbb6887ac8 Correct way of setting maybe_unsused on labels Miodrag Milanovic 2021-11-05 10:36:15 +01:00
  • 051b234df6 Add missing changelog item Miodrag Milanovic 2021-11-05 10:08:50 +01:00
  • 598f51c6a1 Update command reference Miodrag Milanovic 2021-11-05 10:04:15 +01:00
  • 5a5244a12e Merge pull request #3067 from YosysHQ/aki/ci_update Miodrag Milanović 2021-11-05 09:58:35 +01:00
  • d67eb0eb1c Removed semicolon from macro Miodrag Milanovic 2021-11-05 09:57:37 +01:00
  • 11e58d5415 Bump version github-actions[bot] 2021-11-03 00:52:24 +00:00
  • f346868ccc flatten: Keep sigmap around between flatten_cell invocations. Marcelina Kościelnicka 2021-11-02 12:38:28 +01:00
  • 9cb5092ad1 Bump version github-actions[bot] 2021-11-02 00:56:31 +00:00
  • 5b834d3aff Merge pull request #3068 from YosysHQ/claire/verific_cfg Claire Xen 2021-11-01 12:53:47 +01:00