1
0
mirror of https://github.com/antonblanchard/microwatt.git synced 2026-01-11 23:43:15 +00:00
Benjamin Herrenschmidt 1206dfe18c Use a 3 way WB arbiter and cleanup fpga toplevel
The 3rd master is currently unused, it will host the WB debug module.

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2019-09-20 15:07:47 +10:00
2019-08-22 16:46:13 +10:00
2019-09-10 15:01:10 +10:00
2019-09-11 10:41:58 +10:00
2019-09-12 15:57:00 +10:00
2019-09-12 15:57:00 +10:00
2019-09-12 15:57:00 +10:00
2019-09-19 20:22:36 +10:00
2019-09-15 18:59:24 +10:00
2019-09-19 20:24:29 +10:00
2019-09-12 15:57:00 +10:00
2019-09-19 20:33:58 +10:00
2019-09-19 21:53:09 +10:00
2019-09-15 22:13:21 +10:00
2019-09-12 15:57:00 +10:00
2019-09-19 21:52:07 +10:00
2019-08-22 16:46:13 +10:00
2019-09-19 21:37:43 +10:00
2019-09-19 21:36:51 +10:00
2019-09-19 20:26:55 +10:00
2019-09-19 20:19:46 +10:00
2019-09-19 20:21:58 +10:00
2019-09-09 22:18:51 +10:00
2019-09-19 20:28:37 +10:00
2019-09-19 20:35:42 +10:00
2019-09-15 21:47:59 +10:00

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008. It aims to be simple and easy to understand.

Simulation using ghdl

MicroPython running on Microwatt

  • Build micropython. If you aren't building on a ppc64le box you will need a cross compiler. If it isn't available on your distro grab the powerpc64le-power8 toolchain from https://toolchains.bootlin.com
git clone https://github.com/mikey/micropython
cd micropython
git checkout powerpc
cd ports/powerpc
make -j$(nproc)
cd ../../../
  • Microwatt uses ghdl for simulation. Either install this from your distro or build it. Next build microwatt:
git clone https://github.com/antonblanchard/microwatt
cd microwatt
make
  • Link in the micropython image:
ln -s ../micropython/ports/powerpc/build/firmware.bin simple_ram_behavioural.bin
  • Now run microwatt, sending debug output to /dev/null:
./core_tb > /dev/null

Synthesis on Xilinx FPGAs using Vivado

  • Install Vivado (I'm using the free 2019.1 webpack edition).

  • Setup Vivado paths:

source /opt/Xilinx/Vivado/2019.1/settings64.sh
  • Install FuseSoC:
pip3 install --user -U fusesoc
  • Create a working directory and point FuseSoC at microwatt:
mkdir microwatt-fusesoc
cd microwatt-fusesoc
fusesoc library add microwatt /path/to/microwatt/
  • Build using FuseSoC. For hello world (Replace nexys_video with your FPGA board):
fusesoc run --target=nexys_video microwatt --memory_size=8192 --ram_init_file=/path/to/microwatt/fpga/hello_world.hex
  • To build micropython (currently requires 1MB of BRAM eg an Artix-7 A200):
fusesoc run --target=nexys_video microwatt

Testing

  • A simple test suite containing random execution test cases and a couple of micropython test cases can be run with:
make -j$(nproc) check

Issues

This is functional, but very simple. We still have quite a lot to do:

  • Need to implement a simple non pipelined divide
  • There are a few instructions still to be implemented
  • Need to add caches and bypassing (in progress)
  • Need to add supervisor state (in progress)
Description
A tiny Open POWER ISA softcore written in VHDL 2008
Readme 75 MiB
Languages
Verilog 79.8%
VHDL 14.8%
C 3.2%
Tcl 1.1%
Assembly 0.6%
Other 0.4%