1
0
mirror of synced 2026-02-23 07:41:47 +00:00
Commit Graph

15 Commits

Author SHA1 Message Date
brad
8974fd8ff1 synthesis 2010-10-26 11:20:13 +00:00
brad
0622c1c3a8 fixed bug in tt tx state machine not asserting interrupt 2010-10-23 23:24:52 +00:00
brad
57bff22430 debug cleanups from synthesis 2010-06-05 16:36:26 +00:00
brad
ff5900bdef fixed rf emulation bugs 2010-06-02 13:24:36 +00:00
brad
0c02cdd19d debugging kw8i user 2010-05-24 21:33:24 +00:00
brad
2d61ca13fb cleaned up tt/uart interaction; fixed double input on fpga 2010-05-23 13:17:26 +00:00
brad
1ef9bc7815 2010-04-24 10:37:33 +00:00
brad
78343d5643 fixed several bugs for fpga version
added sim_time check in reset code
fixed uart
runs hello uart test on fpga
2010-04-24 10:27:54 +00:00
brad
6a67dce53a brought rs232 to top 2010-04-14 23:41:35 +00:00
brad
2cb8c22e68 cleanups from first synthesis 2010-04-13 17:13:52 +00:00
brad
e5953e3cb9 debugged rf read side 2010-04-13 13:56:55 +00:00
brad
3ec05e8313 added data break for rf disk 2010-04-10 19:26:42 +00:00
brad
f7468db498 passing diags 2010-04-09 19:23:29 +00:00
brad
c81a0ecfa1 2010-04-02 15:41:17 +00:00
brad
70280dcf1b 2010-04-02 12:30:59 +00:00