1
0
mirror of https://github.com/livingcomputermuseum/UniBone.git synced 2026-01-11 23:52:51 +00:00

54 Commits

Author SHA1 Message Date
Josh Dersch
e037b0d36d Added dato_mask to allow discerning DATOB operations to emulated registers.
This allows the RH11's RHCS1 register to function properly.  2.11BSD now boots!
2020-03-25 07:06:54 +01:00
Joerg Hoppe
b2a79c5221 Cleanup 2019-12-19 10:30:45 +01:00
Joerg Hoppe
061dbac5b6 Fast GRANT forwarding, fixes "hang" on 11/84 2019-12-11 08:08:22 +01:00
Joerg Hoppe
1b90dd73f7 tuning for PCB 2019-12
CPU20 diags in comments
2019-12-08 17:58:28 +01:00
Joerg Hoppe
4af9053d94 better signal names 2019-11-23 10:29:16 +01:00
Joerg Hoppe
b0cbeb8ad0 - Fix: got BBSY too early
"After receiving the negation of BBSY, SSYN and BGn, the requesting device
asserts BBSY"
- Fixed arbitration for emalated CPU.
2019-11-22 18:22:31 +01:00
Joerg Hoppe
aef4854a88 Fix REQUEST/GRANT/SACK: "A device may not accept a grant (assert SACK) after it passes the grant" 2019-11-02 16:29:17 +01:00
Joerg Hoppe
6c9f41dd2b PRU generated wrong GRANT OUT on REQUEST 2019-11-01 12:33:57 +01:00
Joerg Hoppe
1a1b2d6063 Bugfix manual UNIBUS signal ADDR 2019-10-15 08:24:09 +02:00
Joerg Hoppe
3f71d6f093 CPU20 UNIBUS Interrupt, Experiments to probe UNIBUS arbitrator 2019-10-08 12:36:36 +02:00
Joerg Hoppe
53e22d558c Missing initialization of sm_arb, causing one-time lock after power-ON 2019-10-05 08:11:29 +02:00
Joerg Hoppe
f314317e2a DMA/INTR arbitration rework, emulated CPU20 with DMA&INTR, runs XXDP 2019-10-04 12:45:26 +02:00
Joerg Hoppe
cef911f70b Better integration of CPU20 into UniBone framework 2019-09-26 07:42:59 +02:00
Joerg Hoppe
43f567024a Successful INTR on emulated CPU20 with emulated DL11 2019-09-24 14:33:41 +02:00
Joerg Hoppe
b2d944f9cd First successful iNTR on emulated CPU20 2019-09-23 13:42:47 +02:00
Joerg Hoppe
3c011252ab Reworked inputline() 2019-09-19 13:09:05 +02:00
Joerg Hoppe
5812d82651 increased max DMA chunk size from 512 to 4K (test, and RAM was free) 2019-09-19 12:56:52 +02:00
Joerg Hoppe
e102425ebe 32/64 problem, no timeouts > 4.2 secs were possible. 2019-09-05 10:25:32 +02:00
Joerg Hoppe
92714c1ebe Test "MultiArb": parallel INTR and DMA of DL11,RL11,RK11.
Also MSCP IOX.
2019-09-02 15:46:54 +02:00
Joerg Hoppe
15d22c8e25 /home/joerg/retrocmp/dec/UniBone/workspace 2019-09-01 06:47:30 +02:00
Joerg Hoppe
e3ca35f24b device parameter interurpt vector&level not udpated 2019-08-28 16:45:52 +02:00
Joerg Hoppe
52d646973d delay after powercycle, so system is stable for next operation 2019-08-28 16:45:08 +02:00
Joerg Hoppe
d058310e53 CPU20 power start/power fail 2019-08-27 19:05:41 +02:00
Joerg Hoppe
827515eb8c module rename for upcoming intr_slave 2019-08-26 13:51:34 +02:00
Joerg Hoppe
ea91180f28 Connected CPU20 to INTR,INIT,Power ON/OFF.
PRU INTR routing still do to.
2019-08-25 09:17:28 +02:00
Joerg Hoppe
f938c8ba8a Power OFF event now from ACLO
PRU bugfix: if DMA cycle started by register access cycle
Extended interface for emulated CPU
2019-08-22 17:30:21 +02:00
Joerg Hoppe
3d1d9d3cf6 ACLO/DCLO/INIT moved from PRU to ARM
INTR/DMA request params linked to device params on change
2019-08-19 13:12:42 +02:00
Joerg Hoppe
8ff33a0be1 Infrastructure for emulated CPUs: Bus arbitrator, Interrupt fielding processor 2019-08-16 19:04:12 +02:00
Josh Dersch
6f1b476716 Cleaned up signaling of DMA/INTR completion (using pthread_cond_wait).
Tweaked MSYN timeout value from 350ns to 400ns to compensate for timing changes
with latest PRU code -- MSCP works reliably on PDP-11/84 again.
2019-08-16 02:23:32 +02:00
Josh Dersch
1d4fe694ae Merge remote-tracking branch 'upstream/master' 2019-08-12 17:28:19 -07:00
Joerg Hoppe
39caffd6e6 Emulated DL11: stream interface parallel to RS232.
demo: "dl11 rcv" and "dl11 wait" script extension
cleanup
2019-08-10 10:19:05 +02:00
Joerg Hoppe
313957631f Cleanup, fixes Interrupt logic, RL11 tests 2019-08-08 07:32:08 +02:00
Joerg Hoppe
d9b49ac70f Fix GitHub repository 2019-08-05 08:37:03 +02:00
Joerg Hoppe
10cf1598f1 Big summer rework:
Interrupt and DMA system now handles multiple levels and multiple devices in parallel
Interrupt Register changes synced with INTR transaction
DL11 and KW11 clock pass the ZDLDI0 diagnostic.
Devices can now be enabled and disabled individually.
2019-08-02 20:10:48 +02:00
Joerg Hoppe
974aeed8eb Big summer rework:
Interrupt and DMA system now handles multiple levels and multiple devices in parallel
Interrupt Register changes synced with INTR transaction
DL11 and KW11 clock pass the ZDLDI0 diagnostic.
Devices can now be enabled and disabled individually.
2019-08-02 16:45:54 +02:00
Joerg Hoppe
471df2d8ea PRU1: multiple parallel timeouts 2019-07-03 21:48:49 +02:00
Joerg Hoppe
3f783e5000 Missing source added 2019-07-02 13:02:06 +02:00
Joerg Hoppe
04869fb46f PRU statemachines easier to control from main thread 2019-07-02 07:09:01 +02:00
Joerg Hoppe
81c3295e31 DL11 cleanup&fixes 2019-06-24 17:25:20 +02:00
Joerg Hoppe
4062386b97 Multiple parallel instances of device::worker() possible 2019-06-23 12:00:13 +02:00
Joerg Hoppe
3952cb93b0 Enable devices individually over param "enabled"
UNIBUS addr, intr vector, level setable
2019-06-20 21:58:04 +02:00
Josh Dersch
76166ce7a1 Merge remote-tracking branch 'upstream/master' 2019-06-19 22:26:49 +02:00
Joerg Hoppe
264f6e5085 Cleanup incomplete commits 2019-06-18 21:03:02 +02:00
Josh Dersch
8f72cb2324 Merge remote-tracking branch 'upstream/master'
Conflicts:
	10.03_app_demo/2_src/menu_devices.cpp
2019-06-18 20:54:06 +02:00
Josh Dersch
7626b50c52 Merge remote-tracking branch 'upstream/master'
Conflicts:
	10.01_base/2_src/arm/storagedrive.cpp
	10.01_base/2_src/arm/unibusadapter.cpp
	10.01_base/2_src/arm/unibusadapter.hpp
	10.01_base/2_src/pru1/pru1_statemachine_dma.c
	10.02_devices/2_src/mscp_server.cpp
	10.02_devices/2_src/mscp_server.hpp
	10.02_devices/2_src/rk05.hpp
	10.02_devices/2_src/rk11.cpp
	10.02_devices/2_src/rk11.hpp
	10.02_devices/2_src/rl11.cpp
	10.02_devices/2_src/uda.cpp
	10.03_app_demo/2_src/makefile
	10.03_app_demo/2_src/menu_devices.cpp
2019-06-18 20:50:33 +02:00
Joerg Hoppe
1a79abb89f Cleanup incomplete commits 2019-06-18 20:38:07 +02:00
Joerg Hoppe
db0167afe1 Version 2019-06: many changes
PRU1 code split into multiple images
1. test functions
2. UNIBUS operation

PRU1 bus latch interface
Write byte/bits access not with MACROS (random optimizer influence),
now with *_helper() procedures. Same timing, more determinism, much code saving.
Nono more  ASM code to write PRU0 XFER area.

demo: menu to test UNIBUS signals directly

rework "Arbitration" logic: now 3-fold
Rework of UNIBUs arbtiration: NONE/CLIENT/MASTER
- no Arbitrator (SACK penidng for 11/34 Konsole) (NONE)
- phyiscal PDP_11 CPU is Arbitrator (CLIENT)
- UniBone implements Arbitrator (MASTER)
- Same PRU code loop handles all arbitration types

PRU buslatch timing slower, for some problematic PCBs

 More aggressive bus latch  selftest
 (mixed patterns, running on PRU now)

Refinement of ready-to-run scripts
- Adapted to changed "demo" menu
- new name scheme
<OS>_<boot- drive>_<PDP-11CPU>
indicates
- which OS is run
- which disk emulation is used and what is the boot device
- what is the (minimum) PDP-11 to run that

Merged in Joshs DMA timing for 11/84
UNIBUS master cycles waits 350 us before MSYN, instead 150.

Merged in Joshs DMA request queue
multiple devices canrequest INTR and DMAs concurrently, will be put on the bus sequentially

Merged in Joshs MSCP driver
- Build RT-11v5.5 for MSCP
- added boot loader "du.lst"

MSCP run scrips
2.11BSD on MSCP on PDP-11/44
RT11 on MSCP

Fix: image file sizing
Disk image file exptend automatically if block beyond current file end is written
2019-06-14 16:31:01 +02:00
Josh Dersch
bb546db52a Workaround for low-level DMA issue; give up waiting for DMA transfers if enough time passes.
This works around an as-yet-unexplained PRU bug.
2019-05-09 07:26:55 +02:00
Josh Dersch
c6958e1660 Implemented the last few unimplemented MSCP commands; as yet untested with real PDP-11/VAX code (have yet to find a case that uses them.)
General code cleanup/refactoring.  Added header comments.

Added "use image size" parameter for MSCP disks -- block count derived from image file size rather than DEC drive geometry; allows for arbitrarily large disks (up to 2TB, theoretically.)
2019-05-08 05:34:40 +02:00
Josh Dersch
a00f0592dc Added small workaround for (possible) bug in VMS secondary bootstrap; improved reset behavior.
4.3bsd still panics during uda bringup.
2019-05-07 19:03:49 +02:00