github.com/rcornwell.sims
1
0
Fork 0
mirror of https://github.com/rcornwell/sims.git synced 2026-01-21 18:15:04 +00:00
Code Releases Activity
560 Commits 4 Branches 0 Tags
Commit Graph

560 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Lars Brinkhoff
2a363a8b51 KA10: Fix DC10 CONI missing bits. 2019-08-08 14:00:07 +02:00
Richard Cornwell
3a32afa4f1 KA10: More LPT changes. 2019-08-07 22:49:06 -04:00
Richard Cornwell
dcf54c64ca KA10: Attempt to handle 132 character lines correct on LP. 2019-08-07 21:47:35 -04:00
Richard Cornwell
ac325f6c73 ICL1900: Fixed overwriting of LP. 2019-08-07 21:47:13 -04:00
Richard Cornwell
8a56a36a47 IBM360: Fixed overwriting of file on LP. 2019-08-07 21:46:43 -04:00
Richard Cornwell
754ea74ce7 I7000: Fixed overwrite issue with LP. 2019-08-07 21:44:43 -04:00
Richard Cornwell
aea89ce10f B5500: Fixed overwrite issue with LP. 2019-08-07 21:44:08 -04:00
Richard Cornwell
0e7f9a5fd7 KA10: Fixed printer handling of DC3 code. 2019-08-07 08:44:12 -04:00
Richard Cornwell
19ef021f24 KA10: Fixed file overwrite error in LP, added page length support. 2019-08-06 21:22:15 -04:00
Richard Cornwell
3fd217eecc KA10: Fixed typing errors in auxcpu. 2019-08-06 21:21:54 -04:00
Richard Cornwell
e59e708ba8 KA10: Merged in auxcpu changes. 2019-08-06 19:58:54 -04:00
Lars Brinkhoff
0acfef7954 KA10: Updated auxcpu. 2019-08-06 19:58:15 -04:00
Richard Cornwell
723939700a KA10: Cleanup type issues. 2019-08-06 19:37:15 -04:00
Lars Brinkhoff
0756d77dd2 SCP: Add KA10 device DC-10. 2019-08-06 16:02:43 +02:00
Lars Brinkhoff
921ebfdc05 KA10: Systems Concepts DC-10 disk controller. 2019-08-06 16:02:43 +02:00
Lars Brinkhoff
4096eb8c2a KA10: make auxcpu base address configurable. 
1972 vintage ITS 724 has the PDP-6 memory at 1,,040000, whereas the latest
version has it at 3,,000000.
 2019-08-05 21:45:26 +02:00
Lars Brinkhoff
1963a094b6 SCP: Add KA10 device DC-10. 2019-08-05 13:31:22 +02:00
Lars Brinkhoff
424682447c KA10: Systems Concepts DC-10 disk controller. 2019-08-05 13:31:22 +02:00
Richard Cornwell
57df5a0ecc SEL32: Added auto diagnostics run to build. 2019-08-04 15:23:58 -04:00
Richard Cornwell
6d17be533d SCP: Added Visual studio project for SEL32. 2019-08-04 15:23:31 -04:00
AZBevier
caa3398164 SEL32: Correct opcode processing errors caught by Gould diagnostics. 
SEL32: Do some code cleanup.
 2019-08-04 10:50:01 -07:00
Richard Cornwell
598356c5ad SEL32: More code cleanup. 2019-08-03 13:55:56 -04:00
Richard Cornwell
88373ac00b KA10: Updated card reader empty deck detection. 2019-08-03 13:55:12 -04:00
Richard Cornwell
e30cf77b90 SCP: Updated to current, also visual studio project files. 2019-08-03 13:54:30 -04:00
Richard Cornwell
896fcd07f4 KA10: Misc bug fixes. 2019-08-01 22:53:44 -04:00
AZBevier
53026c66c3 SEL32: Add three missing basemode instructions. 
SEL32: Handle multiple EOFs on MT.
SEL32: Correct basemode instruction processing and display errors.
SEL32:Fix ex -m to display basemode instructions.
 2019-07-25 12:58:19 -07:00
Richard Cornwell
237a87df8b SEL32: Cleanup magtape controller. 2019-07-23 20:38:01 -04:00
Richard Cornwell
84fe5127a0 SEL32: Added tape tools. 2019-07-23 20:37:41 -04:00
Richard Cornwell
284a7586ca KA10: Fixed Quantum timer to match hardware. 2019-07-22 23:05:59 -04:00
Richard Cornwell
f35a8a995d SCP: Updated to current. 2019-07-20 13:54:14 -04:00
AZBevier
b86496bac4 SEL32: Merge James updates. 2019-07-20 13:48:32 -04:00
AZBevier
79eff596c9 SEL32: Correct test code for indirect branches that was missing an &. 2019-07-19 12:36:22 -07:00
AZBevier
a3359d9a23 SEL32: Update diag initialization file for testing. 2019-07-19 12:31:48 -07:00
AZBevier
5cf0ee326b SEL32: Add channel INCH support code. 2019-07-18 17:39:03 -07:00
AZBevier
cf44e63bf6 SEL32: Fix typo. 2019-07-18 17:38:33 -07:00
AZBevier
f89e8aefa8 SEL32: Fix basemode instruction display code. 2019-07-18 17:28:43 -07:00
AZBevier
3ed0c046e8 SEL32: Remove unused debug code. 2019-07-18 17:28:06 -07:00
AZBevier
90939994bf SEL32: Correct basemode instruction decoding for several instructions. 
SEL32: Remode unused debug code.
 2019-07-18 17:26:40 -07:00
AZBevier
a928745c55 SEL32: Change INCH/NOP command handling for UTX. 
SEL32: Remove unused debug code.
 2019-07-18 17:23:39 -07:00
AZBevier
c7af4f15a4 SEL32: Change clock initialization call. 
SEL32: Remove unused pld debug code.
 2019-07-18 17:17:35 -07:00
AZBevier
60e649de5a SEL32: Change support of INCH command to always generate interrupt. 
SEL32: Remove unused debug code.
 2019-07-18 17:15:48 -07:00
Richard Cornwell
14acd52b83 Modified attributes for EOL. 2019-07-17 21:40:52 -04:00
Richard Cornwell
a17c0576bf Updated Makefile and README for SEL32. 2019-07-17 21:39:18 -04:00
Richard Cornwell
8813d7da0c SEL32: Adding in diagnostic tape image. 2019-07-17 21:39:18 -04:00
James C. Bevier
d3f33f8d8e SEL32: Change instruction display. 2019-07-17 21:39:18 -04:00
James C. Bevier
3dae6f7939 SEL32: Correct rewind processing code. 2019-07-17 21:39:18 -04:00
James C. Bevier
b6e8143f7a SEL32: Start base register instruction tests. 
Correct some basemode instructions.
Change boot processing code.
 2019-07-17 21:39:18 -04:00
James C. Bevier
88b0930267 SEL32: Correct IOCL skip code. 
Correct MAXMEM tests to words, not bytes.
 2019-07-17 21:39:18 -04:00
James C. Bevier
c8f72fb1c1 SEL32: Fix LEAR instruction display. 2019-07-17 21:39:18 -04:00
James C. Bevier
dbc44416ff SEL32: Remove UNIT_ATT usage. 2019-07-17 21:39:18 -04:00