1
0
mirror of https://github.com/antonblanchard/microwatt.git synced 2026-01-25 11:36:17 +00:00
Anton Blanchard 1b559aee31 Fix count-leading/trailing-zeroes
The current code simulates correctly, but produces miscompares when synthesized
onto an FPGA. On closer inspection GHDL synthesis complains about inferred
latches and there does seem to be issues.

Convert it to variables that are always initialized to zero at the start of the
process.

Fixes: 24a4a796ce1e ("execute: Consolidate count-leading/trailing-zeroes implementations")
Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2019-10-10 16:05:34 +11:00
2019-09-20 16:46:31 +10:00
2019-08-22 16:46:13 +10:00
2019-09-10 15:01:10 +10:00
2019-09-11 10:41:58 +10:00
2019-10-08 14:46:46 +11:00
2019-09-20 16:45:50 +10:00
2019-10-08 14:46:46 +11:00
2019-09-19 20:22:36 +10:00
2019-10-08 19:18:42 +11:00
2019-09-20 15:07:49 +10:00
2019-09-19 20:24:29 +10:00
2019-10-08 14:46:38 +11:00
2019-10-08 14:46:38 +11:00
2019-09-19 20:33:58 +10:00
2019-09-19 21:53:09 +10:00
2019-10-08 14:46:38 +11:00
2019-10-08 14:46:46 +11:00
2019-10-01 15:22:22 +10:00
2019-08-22 16:46:13 +10:00
2019-09-19 21:37:43 +10:00
2019-10-08 19:18:42 +11:00
2019-09-19 20:26:55 +10:00
2019-10-08 14:46:46 +11:00
2019-10-08 14:46:46 +11:00
2019-10-01 15:22:22 +10:00
2019-09-25 08:03:10 +10:00
2019-09-09 22:18:51 +10:00
2019-09-19 20:28:37 +10:00
2019-09-20 16:45:50 +10:00
2019-09-19 20:35:42 +10:00

Microwatt

A tiny Open POWER ISA softcore written in VHDL 2008. It aims to be simple and easy to understand.

Simulation using ghdl

MicroPython running on Microwatt

  • Build micropython. If you aren't building on a ppc64le box you will need a cross compiler. If it isn't available on your distro grab the powerpc64le-power8 toolchain from https://toolchains.bootlin.com
git clone https://github.com/mikey/micropython
cd micropython
git checkout powerpc
cd ports/powerpc
make -j$(nproc)
cd ../../../
  • Microwatt uses ghdl for simulation. Either install this from your distro or build it. Next build microwatt:
git clone https://github.com/antonblanchard/microwatt
cd microwatt
make
  • Link in the micropython image:
ln -s ../micropython/ports/powerpc/build/firmware.bin simple_ram_behavioural.bin
  • Now run microwatt, sending debug output to /dev/null:
./core_tb > /dev/null

Synthesis on Xilinx FPGAs using Vivado

  • Install Vivado (I'm using the free 2019.1 webpack edition).

  • Setup Vivado paths:

source /opt/Xilinx/Vivado/2019.1/settings64.sh
  • Install FuseSoC:
pip3 install --user -U fusesoc
  • Create a working directory and point FuseSoC at microwatt:
mkdir microwatt-fusesoc
cd microwatt-fusesoc
fusesoc library add microwatt /path/to/microwatt/
  • Build using FuseSoC. For hello world (Replace nexys_video with your FPGA board):
fusesoc run --target=nexys_video microwatt --memory_size=8192 --ram_init_file=/path/to/microwatt/fpga/hello_world.hex
  • To build micropython (currently requires 1MB of BRAM eg an Artix-7 A200):
fusesoc run --target=nexys_video microwatt

Testing

  • A simple test suite containing random execution test cases and a couple of micropython test cases can be run with:
make -j$(nproc) check

Issues

This is functional, but very simple. We still have quite a lot to do:

  • There are a few instructions still to be implemented
  • Need to add caches and bypassing (in progress)
  • Need to add supervisor state (in progress)
Description
A tiny Open POWER ISA softcore written in VHDL 2008
Readme 75 MiB
Languages
Verilog 79.8%
VHDL 14.8%
C 3.2%
Tcl 1.1%
Assembly 0.6%
Other 0.4%