wfjm
14362b2a56
Add basic DDR memory support
- arty board support
- viv_tools_build: export log and rpt generated in OOC synthesis runs
- s7_cmt_sfs_2: dual-channel frequency synthesis MMCM/PLL wrapper
- s7_cmt_1ce1ce2c: clocking block for 7-Series: 2 clk+CEs + 2 clk
- cdc_signal_s1_as: clock domain crossing for a signal, 2 stage, asyn input
- migui_core_gsim: highly simplified MIG UI simulation model
2018-12-31 10:00:14 +01:00
..
2018-11-09 17:48:56 +01:00
2018-11-09 17:48:56 +01:00
2011-12-23 10:38:59 +00:00
2018-01-02 21:57:40 +01:00
2011-11-20 12:31:43 +00:00
2018-01-02 21:57:40 +01:00
2016-10-15 07:42:21 +00:00
2018-01-02 21:57:40 +01:00
2016-10-15 07:42:21 +00:00
2018-01-02 21:57:40 +01:00
2016-06-26 16:02:42 +00:00
2018-01-02 21:57:40 +01:00
2016-06-26 16:02:42 +00:00
2018-01-02 21:57:40 +01:00
2010-07-09 18:14:38 +00:00
2018-01-02 21:57:40 +01:00
2016-06-26 16:02:42 +00:00
2018-01-02 21:57:40 +01:00
2016-06-26 16:02:42 +00:00
2018-01-02 21:57:40 +01:00
2010-07-09 18:14:38 +00:00
2018-01-02 21:57:40 +01:00
2018-11-11 09:50:46 +01:00
2016-06-26 16:02:42 +00:00
2018-11-09 17:48:56 +01:00
2018-11-09 17:48:56 +01:00
2014-05-29 21:30:01 +00:00
2018-01-02 21:57:40 +01:00
2018-12-31 10:00:14 +01:00
2018-12-31 10:00:14 +01:00
2018-12-31 10:00:14 +01:00
2018-12-31 10:00:14 +01:00
2018-11-09 17:48:56 +01:00
2018-11-09 17:48:56 +01:00
2015-03-09 19:26:25 +00:00
2018-01-02 21:57:40 +01:00
2018-11-09 17:48:56 +01:00
2018-11-09 17:48:56 +01:00
2016-06-26 16:02:42 +00:00
2018-01-02 21:57:40 +01:00
2018-12-31 10:00:14 +01:00