wfjm
674762d6d8
consolidate clock generation in 7-Series designs
- s7_cmt_1ce1ce: add clock generator block used in many 7-Series designs
- sys_gen/*/*: use s7_cmt_1ce1ce in 7-Series designs
- tbcore_rlink: wait 40 cycles after CONF_DONE
- serport_master_tb: add 100 ps RXSD,TXSD delay to allow clock jitter
2018-12-21 09:06:16 +01:00
..
2011-09-12 20:52:31 +00:00
2018-01-02 21:57:40 +01:00
2011-09-12 20:52:31 +00:00
2018-01-02 21:57:40 +01:00
2011-09-12 20:52:31 +00:00
2018-01-02 21:57:40 +01:00
2013-01-02 21:06:53 +00:00
2018-01-02 21:57:40 +01:00
2013-04-13 17:13:15 +00:00
2018-12-21 09:06:16 +01:00
2013-04-13 17:13:15 +00:00
2018-01-02 21:57:40 +01:00
2018-11-11 09:50:46 +01:00
2016-06-26 16:02:42 +00:00
2018-08-25 07:58:05 +02:00
2018-08-25 07:58:05 +02:00
2016-03-19 15:45:59 +00:00
2018-01-02 21:57:40 +01:00
2016-03-19 15:45:59 +00:00
2018-01-02 21:57:40 +01:00
2016-03-19 15:45:59 +00:00
2018-01-02 21:57:40 +01:00
2016-03-19 15:45:59 +00:00
2018-01-02 21:57:40 +01:00
2018-12-21 09:06:16 +01:00
2018-12-21 09:06:16 +01:00
2015-03-09 19:26:25 +00:00
2018-01-02 21:57:40 +01:00
2013-01-06 16:19:26 +00:00
2018-01-02 21:57:40 +01:00
2011-11-20 12:31:43 +00:00
2018-01-02 21:57:40 +01:00
2017-06-28 22:29:09 +02:00
2018-01-02 21:57:40 +01:00
2011-09-12 20:52:31 +00:00
2018-01-02 21:57:40 +01:00
2015-03-09 19:26:25 +00:00
2018-01-02 21:57:40 +01:00