github.com/rdolbeau.SBusFPGA
1
0
Fork 0
mirror of synced 2026-01-11 23:42:59 +00:00
Code Issues Projects Releases Wiki Activity
rdolbeau.SBusFPGA/sbus-to-ztex-gateware
History
Romain Dolbeau a60b731d72 typos
2022-12-11 14:37:23 +01:00
..
.cvsignore
Add the sbus-to-zex gateware
2020-12-13 14:58:52 +01:00
.gitignore
git ignore
2022-01-29 11:19:37 +01:00
aes_wrapper.vhd
pipeline AES DMAs
2021-01-09 08:17:46 -05:00
led8.vhd
Add the sbus-to-zex gateware
2020-12-13 14:58:52 +01:00
Makefile
Add the sbus-to-zex gateware
2020-12-13 14:58:52 +01:00
mastrovito_v2_multiplier.vhd
Add the sbus-to-zex gateware
2020-12-13 14:58:52 +01:00
README.md
update READMEs
2021-07-18 13:03:18 -04:00
rom.vhd
have a fisrst go at RDOL,sdcard (nor working) as a third device with the XESS sd-card controller.
2021-01-09 17:12:17 -05:00
sbus_fsm_TB.vhd.cpp
Improve reset (?), add IOBUF on some signals that are INOUT when including 'master' mode (but not yet Extended Transfer for which 'master' is a pretty much a prerequisite)
2020-12-16 09:10:18 -05:00
sbus_fsm.vhd
Userland SW bug :-(, seem to work now, disabling some debug stuuf
2021-02-28 03:51:05 -05:00
sbus-to-ztex-timings-V1_2.xdc
typos
2022-12-11 14:37:23 +01:00
sbus-to-ztex-timings.xdc
add timing constraints for master signals
2021-01-09 05:12:39 -05:00
sbus-to-ztex-V1_2.xdc
Update more stuff to V1.2
2021-08-28 17:05:07 +02:00
sbus-to-ztex.xdc
nothing doing, SPI-mode SD won't work reliably :-(
2021-01-17 08:16:25 -05:00
SimpleSDHC_wrapper.vhd
Userland SW bug :-(, seem to work now, disabling some debug stuuf
2021-02-28 03:51:05 -05:00
trivium_wrapper.vhd
Add a secondary driver for a pretend-trng (it's a prng at this stage, the trng I found won't synthesize)
2021-01-09 15:57:03 -05:00
UART_TX.vhd
Add the sbus-to-zex gateware
2020-12-13 14:58:52 +01:00
xess_sdcard_wrapper.vhd
parametrize timeout max
2021-01-13 04:47:10 -05:00

README.md

Current status

2021-03-21: The adapter board seems to work fine in two different SS20. Currently the embedded PROM code exposes three devices in the FPGA:

  • "RDOL,cryptoengine": exposes a (way too large) polynomial multiplier to implement GCM mode and a AES block. Currently used to implement DMA-based acceleration of AES-256-CBC through /dev/crypto. Unfortunately OpenSSL doesn't support AES-256-GCM in the cryptodev engine, and disagree with NetBSD's /dev/crypto on how to implement AES-256-CTR. And the default SSH cannot use cryptodev, it closes all file descriptors after cryptodev has opened /dev/crypto... still WiP.

  • "RDOL,trng": exposes a 5 MHz counter (didn't realize the SS20 already had a good counter) and a so-far-not-true TRNG (implemented by a PRNG). The 'true' random generators I've found make Vivado screams very loudly when synthesizing... anyway both works fine in NetBSD 9.0 as a timecounter and an entropy source (which a PRNG really isn't, I know). still WiP.

  • "RDOL,sdcard": trying to expose the micro-sd card slot as a storage device, at first using SPI mode. So far reading seems to work, and NetBSD can see a Sun disklabel on the micro-sd card if it has been partitioned that way. Mounting a FAT filesystem read-only now works (with very little testing as of yet). Writing not working yet. Very much WiP.