Gyorgy Szombathelyi
|
d774f5356b
|
[Archie] Adjust SDRAM simulation
|
2019-03-07 15:33:15 +01:00 |
|
Gyorgy Szombathelyi
|
dd445a01ca
|
[Archie] Increase the CPU clock to 42MHz
|
2019-03-05 23:04:43 +01:00 |
|
Gyorgy Szombathelyi
|
84b9421d96
|
[Archie] Use the common clock for the PLL reconfiguration
|
2019-03-05 16:16:04 +01:00 |
|
Gyorgy Szombathelyi
|
bb0141b3a8
|
[Archie] Silence warnings
|
2019-03-05 15:57:36 +01:00 |
|
Gyorgy Szombathelyi
|
0ee6b5b8df
|
[Archie] VIDC: there's no horizontal cursor end register
|
2019-03-05 13:40:48 +01:00 |
|
Gyorgy Szombathelyi
|
5d0683ab10
|
[Archie] Fix in user_io
|
2019-03-05 13:40:03 +01:00 |
|
Gyorgy Szombathelyi
|
ca812da031
|
[Archie] Remove obsolete files
|
2019-03-03 15:24:20 +01:00 |
|
Gyorgy Szombathelyi
|
b6c3910709
|
[Archie] FDC fixes
|
2019-03-03 14:51:45 +01:00 |
|
Gyorgy Szombathelyi
|
1d60379857
|
[Archie] Add CMOS RAM upload
|
2019-03-02 22:47:58 +01:00 |
|
Gyorgy Szombathelyi
|
860a597248
|
[Archie] Use standard IO for FDC with full read/write support
Needs firmware update
|
2019-03-02 16:43:56 +01:00 |
|
Gyorgy Szombathelyi
|
99d8c93590
|
[Archie] Synchronize reset signals in VIDC
|
2019-02-24 03:13:15 +01:00 |
|
Gyorgy Szombathelyi
|
41481485d1
|
[Archie] Fix and swap joysticks
|
2019-02-24 01:47:27 +01:00 |
|
Gyorgy Szombathelyi
|
d95c05a143
|
[Archie] Update user_io and data_io
|
2019-02-24 00:22:07 +01:00 |
|
Gyorgy Szombathelyi
|
c8d2bb5c00
|
[Archie] Use only one clock in the FDC
|
2019-02-24 00:21:28 +01:00 |
|
Gyorgy Szombathelyi
|
2ee8063202
|
[Archie] Restore VIDC enhancer
- 24, 25, 36 MHz pixel clock via reconfigurable PLL
- 24 MHz mode gets composite sync
|
2019-02-23 23:42:06 +01:00 |
|
Gyorgy Szombathelyi
|
51c6754a2f
|
[Archie] Add composite sync switch via the scandoubler switch
|
2019-02-21 23:52:11 +01:00 |
|
Gyorgy Szombathelyi
|
5510e93b27
|
[Archie] Hold the CPU until the ROM is downloaded
|
2019-02-18 22:12:10 +01:00 |
|
Gyorgy Szombathelyi
|
da57e7d393
|
[Archie] Improve SDRAM controller
Don't feed the SDRAM pins from combinatorial logic, that prevents
to use fast output registers.
|
2019-02-14 20:55:53 +01:00 |
|
Gyorgy Szombathelyi
|
cab740fe65
|
[C16] 1541: apply wps flag change during disk change
|
2019-02-14 20:42:47 +01:00 |
|
Gyorgy Szombathelyi
|
bf99a923be
|
[C16] Double height OSD on VGA
|
2019-02-14 20:22:55 +01:00 |
|
Gyorgy Szombathelyi
|
214136a723
|
[C16] Add Load Kernal option
|
2019-02-14 19:49:41 +01:00 |
|
Gyorgy Szombathelyi
|
2529968f18
|
[C16] Reconfigurable PLL for PAL/NTSC modes
|
2019-02-14 12:44:52 +01:00 |
|
Till Harbaum
|
0aa67161e1
|
Merge pull request #77 from gyurco/gameboy
Gameboy improvements from MiSTer (+GBC support)
|
2019-02-13 07:47:40 +01:00 |
|
Gyorgy Szombathelyi
|
072f355849
|
[Gameboy] Add GBC support
|
2019-02-13 01:56:41 +01:00 |
|
Gyorgy Szombathelyi
|
da29f15118
|
[Gameboy] Add MBC2-3-5 (MBC 2 is relevant for now)
|
2019-02-12 23:40:08 +01:00 |
|
Gyorgy Szombathelyi
|
4807107c19
|
[Gameboy] Update from MiSTer
|
2019-02-12 14:21:01 +01:00 |
|
Gyorgy Szombathelyi
|
9ee3d190b5
|
[Gameboy] Update T80 from MiSTer
|
2019-02-12 13:52:03 +01:00 |
|
Gyorgy Szombathelyi
|
9f55c98ce3
|
[Gameboy] Improve timings
- Move to 64 MHz SDRAM clock (for later GBC support)
- Update user_io and data_io
|
2019-02-10 17:32:25 +01:00 |
|
gyurco
|
43f5aa4e20
|
Merge pull request #76 from gyurco/archie
Improved timings (vidc parts from MiSTer) + YPbPr
|
2019-02-09 02:10:21 +01:00 |
|
Gyorgy Szombathelyi
|
238678366b
|
[Archie] Cleanup some unused files
|
2019-02-09 01:55:16 +01:00 |
|
Gyorgy Szombathelyi
|
e12192463a
|
[Archie] Add YPbPr
|
2019-02-09 01:52:55 +01:00 |
|
Gyorgy Szombathelyi
|
dd9e400334
|
[Archie] Adjust SDRAM timings
|
2019-02-09 01:21:38 +01:00 |
|
Gyorgy Szombathelyi
|
8d83a61d1d
|
[Archie] Use only clk_32 in user_io and ioc
|
2019-02-09 00:18:36 +01:00 |
|
Gyorgy Szombathelyi
|
7472f9339d
|
[Archie] Use only one clock in vidc (port from MiSTer)
|
2019-02-08 12:32:34 +01:00 |
|
gyurco
|
7fb9a3ef70
|
Merge pull request #75 from gyurco/c64
C64 T65+CIA fixes, stereo 8580
|
2019-02-06 23:38:40 +01:00 |
|
Gyorgy Szombathelyi
|
0b88f46b05
|
[C64] Fix Hold times
|
2019-02-06 20:31:14 +01:00 |
|
Gyorgy Szombathelyi
|
20a5ef8081
|
[C64] CIA: use phi2 negative edge for data bus operations
|
2019-02-06 19:43:19 +01:00 |
|
Gyorgy Szombathelyi
|
5453214002
|
[C64] Add dual SID 8580, too
|
2019-02-05 23:27:36 +01:00 |
|
Gyorgy Szombathelyi
|
421e82938e
|
[C64] SID: 11 voices only (8 left + 3 right)
|
2019-02-05 14:49:03 +01:00 |
|
Gyorgy Szombathelyi
|
480ac55a8e
|
[C64] C1541: cosmetics
|
2019-02-05 14:48:37 +01:00 |
|
Gyorgy Szombathelyi
|
6851298a5e
|
[C64] T65: don't reset NMI_Entered outside of RDY
|
2019-02-05 13:25:56 +01:00 |
|
Gyorgy Szombathelyi
|
658bedeed0
|
[C64] SID: put even the read-only regs to the bus
|
2019-02-05 13:23:54 +01:00 |
|
Gyorgy Szombathelyi
|
6145e01283
|
[C64] SID8580: use less LCs for wavetable
|
2019-02-05 13:23:07 +01:00 |
|
Gyorgy Szombathelyi
|
3e25aa1b5c
|
[C64] 6510: eliminate latches
|
2019-02-05 13:21:43 +01:00 |
|
gyurco
|
d5c781f37e
|
Merge pull request #74 from gyurco/c64
C64: SID change, TOD Fix, disk change detection
|
2019-02-03 22:46:14 +01:00 |
|
Gyorgy Szombathelyi
|
506cbec3f6
|
[C64] Add stereo 6581 SID at D420 and D500
|
2019-02-03 22:36:44 +01:00 |
|
Gyorgy Szombathelyi
|
aa3b2e1a5e
|
[C64] CIA: add todfix patch from Rayne
|
2019-02-03 19:00:41 +01:00 |
|
Gyorgy Szombathelyi
|
36e5b93dd1
|
[C64] SID8580: move back to Rayne's original
There are issues with the modified version, clipping, wrong sounds
|
2019-02-03 18:59:45 +01:00 |
|
Gyorgy Szombathelyi
|
7e58371f8e
|
[C64] 1541: flip write protect flag during disk change
Allows to detect the change
|
2019-02-02 19:13:07 +01:00 |
|
gyurco
|
d8cd119575
|
Merge pull request #73 from gyurco/c64
CIA and CPU fixes
|
2019-01-31 19:05:19 +01:00 |
|