1
0
mirror of synced 2026-01-20 01:25:14 +00:00

160 Commits

Author SHA1 Message Date
Romain Dolbeau
13f7dc48d2 Put AES in the mul_clk domain 2021-09-05 04:42:42 -04:00
Romain Dolbeau
6954e719b7 fix errors 2021-09-05 04:41:33 -04:00
Romain Dolbeau
0b22dd98c3 4 AES inst -> just 1 2021-09-04 13:17:03 -04:00
Romain Dolbeau
984abbc656 USB configurability 2021-09-04 09:05:13 -04:00
Romain Dolbeau
e352323ae3 display all codes in engine_code 2021-09-04 09:04:58 -04:00
Romain Dolbeau
37bf0c5aa9 prelim for boot-time support 2021-09-04 09:04:40 -04:00
Romain Dolbeau
e820d105da enough delay for longer-timed AES/GCM 2021-09-04 06:25:27 -04:00
Romain Dolbeau
e57cf9d9a8 preliminary work on AES256-GCM in the Engine 2021-09-04 05:52:11 -04:00
Romain Dolbeau
55298ec5b7 prelim work for V1.2 2021-09-04 02:10:26 -04:00
Romain Dolbeau
28ce3a7111 prelim work for V1.2 2021-09-04 02:07:37 -04:00
Romain Dolbeau
110db38eb2 more AES/GCM 2021-08-26 10:27:55 -04:00
Romain Dolbeau
28b857851a Full AES encrypt 2021-08-26 06:03:36 -04:00
Romain Dolbeau
d2218c6981 commit the experimental GCM/AES stuff in the engine 2021-08-25 09:44:28 -04:00
Romain Dolbeau
170c540cf7 ioctl on/off switch on stats + ctrl pgm 2021-08-23 04:48:05 -04:00
Romain Dolbeau
eede097217 CSRs don't support CDC... move Engine to sysclk ; also forgot to commit fsmstat 2021-08-22 10:27:28 -04:00
Romain Dolbeau
6d142636c2 Clean-up the master code (src) 2021-08-22 09:08:48 -04:00
Romain Dolbeau
8e94597b3a Enable everything (using a Wishbone Crossbar instead of a Shared), some changes to Sbus timeouts, seems that everything play nice together now, also change Engine code to need fewer inputs 2021-08-22 03:54:00 -04:00
Romain Dolbeau
890033a0fe move the last errored address to sbusfpga_stat ; add missing stat driver 2021-08-21 10:11:41 -04:00
Romain Dolbeau
2111020a0c add an SBus statistics module (and discover a bug in the sbus lave timeouts and a lot of slave re-run) 2021-08-21 07:41:02 -04:00
Romain Dolbeau
67ad40c65e (optional) checksumming in SDRAM DMA, change clocking on Engine, ... 2021-08-21 02:15:43 -04:00
Romain Dolbeau
d8914159b1 try to track down the issue... 2021-08-21 02:14:04 -04:00
Romain Dolbeau
15559b38b9 try to track down the issue... 2021-08-21 02:13:08 -04:00
Romain Dolbeau
ae7ba8115f add ioctls for testing 2021-08-21 02:12:34 -04:00
Romain Dolbeau
bae310e0a3 more tests 2021-07-29 03:59:27 -04:00
Romain Dolbeau
42c5086885 Trying to integrate Bestrusted's Curve25519 engine ; trivial program works but not after a few repetition :-( 2021-07-25 06:52:05 -04:00
Romain Dolbeau
0c5e750453 Avoid some potential race conditions 2021-07-25 06:32:48 -04:00
Romain Dolbeau
6aa4734550 tune delays 2021-07-25 02:56:43 -04:00
Romain Dolbeau
acda04f456 SDRAM driver now complete enough to sunlabel/newfs 2021-07-24 11:53:05 -04:00
Romain Dolbeau
ef215942c0 bytes not blocks 2021-07-24 11:43:12 -04:00
Romain Dolbeau
b8e9211a77 driver update 2021-07-24 11:42:53 -04:00
Romain Dolbeau
aea1865b7b commit the neorv32trgn-based trng 2021-07-20 07:45:51 -04:00
Romain Dolbeau
c258b75c57 typo 2021-07-18 13:06:50 -04:00
Romain Dolbeau
22e13886c0 update READMEs 2021-07-18 13:03:18 -04:00
Romain Dolbeau
9d88808b4f SBus-OHCI driver 2021-07-18 13:02:43 -04:00
Romain Dolbeau
5094d1d213 re-enable USB in PROM, make sure the SDRAM request don't inadvertently kill the USB request 2021-07-18 12:44:48 -04:00
Romain Dolbeau
38e3431c7f cleaning up some stuff, disable USB Host for testing SDRAM disk 2021-07-18 10:19:53 -04:00
Romain Dolbeau
023e84b734 swap on sbusfpga_sdram seems to work, but hogs the bus 2021-07-18 08:14:57 -04:00
Romain Dolbeau
c5e9a025b4 switch sdram access from Wishbone to dedicated port, seems to be more reliable 2021-07-18 05:08:37 -04:00
Romain Dolbeau
2f5b4eecfb blk dev/dk support for sbusfpga_sdram 2021-07-18 02:52:37 -04:00
Romain Dolbeau
b86cf18e19 Oups forgot the DMA engine (this version with wishbone Converter) 2021-07-18 02:47:15 -04:00
Romain Dolbeau
0bd6b69dd9 Oups forgot the DMA engine (this version with wishbone Converter) 2021-07-18 02:47:06 -04:00
Romain Dolbeau
cd9fa81a82 access the SDRAM using a custom DMA; unreliable yet 2021-07-17 11:03:44 -04:00
Romain Dolbeau
4303270b53 minor renaming, think about buffering writes 2021-07-15 04:07:10 -04:00
Romain Dolbeau
6d4ba3aaa1 clean dmesg 2021-07-14 11:17:57 -04:00
Romain Dolbeau
9437d287db read PROM from Wishbone (simplify things, save resources as it was mapped there already anyway), add sd_card (unused, un-promed yet) 2021-07-14 08:30:27 -04:00
Romain Dolbeau
b46bdf382a update prom 2021-07-14 06:36:56 -04:00
Romain Dolbeau
d42a4672f9 fix export for driver 2021-07-14 06:36:35 -04:00
Romain Dolbeau
1f733a1a4c driver to initialize the SDRAM (should be done in the PROM, but easier in C...) 2021-07-14 06:35:58 -04:00
Romain Dolbeau
bd011b9d9f Forgotten-to-commit update 2021-07-14 06:35:20 -04:00
Romain Dolbeau
b98fedf47a cleanup, CSR for prom & netbsd (preliminary) 2021-07-14 05:15:42 -04:00