Brad Parker
|
116cbe08db
|
added README.md
|
2016-01-02 12:17:45 -05:00 |
|
brad
|
e526fff7c6
|
added new tss8 source dirs
|
2016-01-02 16:39:18 +00:00 |
|
brad
|
c164b2a51d
|
changes for building tss8 variants
|
2016-01-01 21:55:02 +00:00 |
|
brad
|
538ee18f3f
|
fixes for later tss
|
2016-01-01 21:52:21 +00:00 |
|
brad
|
ae715df32d
|
|
2011-11-25 13:03:04 +00:00 |
|
brad
|
c6092ebd9a
|
typo
|
2011-11-25 13:00:25 +00:00 |
|
brad
|
8974fd8ff1
|
synthesis
|
2010-10-26 11:20:13 +00:00 |
|
brad
|
67880416ac
|
|
2010-10-26 11:18:34 +00:00 |
|
brad
|
e2df0883bd
|
|
2010-10-23 23:31:49 +00:00 |
|
brad
|
74d2f39307
|
|
2010-10-23 23:31:38 +00:00 |
|
brad
|
750e709c2a
|
verilator
|
2010-10-23 23:30:54 +00:00 |
|
brad
|
afd354d8ad
|
|
2010-10-23 23:29:39 +00:00 |
|
brad
|
ae67233303
|
new
|
2010-10-23 23:29:25 +00:00 |
|
brad
|
0622c1c3a8
|
fixed bug in tt tx state machine not asserting interrupt
|
2010-10-23 23:24:52 +00:00 |
|
brad
|
3d425fe732
|
|
2010-06-07 20:36:11 +00:00 |
|
brad
|
f51c91419b
|
|
2010-06-07 20:35:46 +00:00 |
|
brad
|
c9c88d78f1
|
|
2010-06-05 17:10:30 +00:00 |
|
brad
|
6ef3fdd93b
|
|
2010-06-05 17:09:48 +00:00 |
|
brad
|
57bff22430
|
debug cleanups from synthesis
|
2010-06-05 16:36:26 +00:00 |
|
brad
|
093c51e625
|
|
2010-06-05 15:58:50 +00:00 |
|
brad
|
e1cd575b11
|
fixed bug; user osr/hlt didn't trap
|
2010-06-05 15:57:39 +00:00 |
|
brad
|
b734f58acd
|
tss8 testing
|
2010-06-02 15:21:04 +00:00 |
|
brad
|
44fd080f1d
|
added rf behavioral model
|
2010-06-02 15:19:36 +00:00 |
|
brad
|
ee7e45a41d
|
fixed clock timing for sim
|
2010-06-02 15:18:24 +00:00 |
|
brad
|
ff5900bdef
|
fixed rf emulation bugs
|
2010-06-02 13:24:36 +00:00 |
|
brad
|
0c02cdd19d
|
debugging kw8i user
|
2010-05-24 21:33:24 +00:00 |
|
brad
|
2d61ca13fb
|
cleaned up tt/uart interaction; fixed double input on fpga
|
2010-05-23 13:17:26 +00:00 |
|
brad
|
1ef9bc7815
|
|
2010-04-24 10:37:33 +00:00 |
|
brad
|
9bbe1a147e
|
|
2010-04-24 10:35:11 +00:00 |
|
brad
|
e379c07159
|
fixed bugs so test_top.v works
|
2010-04-24 10:28:53 +00:00 |
|
brad
|
78343d5643
|
fixed several bugs for fpga version
added sim_time check in reset code
fixed uart
runs hello uart test on fpga
|
2010-04-24 10:27:54 +00:00 |
|
brad
|
1ff40e5627
|
|
2010-04-24 01:58:12 +00:00 |
|
brad
|
d7e30422b3
|
|
2010-04-23 19:59:24 +00:00 |
|
brad
|
53474c6c70
|
bootrom
|
2010-04-23 19:41:18 +00:00 |
|
brad
|
9aaa93570d
|
added bootrom
|
2010-04-16 13:48:04 +00:00 |
|
brad
|
93f1d3c9d4
|
changes for hw
|
2010-04-16 13:46:48 +00:00 |
|
brad
|
84def5b611
|
minor clean up for synthesis
|
2010-04-16 12:31:06 +00:00 |
|
brad
|
e421d1a9f1
|
|
2010-04-16 12:26:40 +00:00 |
|
brad
|
4e2201fcf8
|
revamped clocking of internal state
|
2010-04-16 11:12:32 +00:00 |
|
brad
|
f30156e5bc
|
|
2010-04-16 11:11:51 +00:00 |
|
brad
|
2c99f8c26c
|
|
2010-04-16 01:31:25 +00:00 |
|
brad
|
14330d70c0
|
|
2010-04-16 01:30:43 +00:00 |
|
brad
|
2969d31d34
|
fixed MEX field setting
|
2010-04-16 01:30:13 +00:00 |
|
brad
|
c6008db64b
|
|
2010-04-15 23:39:25 +00:00 |
|
brad
|
8be9d3cd42
|
|
2010-04-14 23:41:52 +00:00 |
|
brad
|
6a67dce53a
|
brought rs232 to top
|
2010-04-14 23:41:35 +00:00 |
|
brad
|
6379274142
|
|
2010-04-14 23:40:35 +00:00 |
|
brad
|
c5c41bb132
|
using top s3 ram
|
2010-04-14 13:26:17 +00:00 |
|
brad
|
fc6b7ec578
|
using top s3 ram
|
2010-04-14 13:25:35 +00:00 |
|
brad
|
2cb8c22e68
|
cleanups from first synthesis
|
2010-04-13 17:13:52 +00:00 |
|